
12.4 (a)


Present State DCBA	Next State $D^+C^+B^+A^+$	$\begin{array}{c} {\rm Flip\text{-}Flop} \\ {\rm Inputs} \\ {T_{\rm D}T_{\rm C}T_{\rm B}T_{\rm A}} \end{array}$
0 0 0 0	0 0 0 1	0 0 0 1
0 0 0 1	0 0 1 0	0 0 1 1
0 0 1 0	0 0 1 1	0 0 0 1
0 0 1 1	0 1 0 0	0 1 1 1
0 1 0 0	0 1 0 1	0 0 0 1
0 1 0 1	0 1 1 0	0 0 1 1
0 1 1 0	0 1 1 1	0 0 0 1
0 1 1 1	1 0 0 0	1 1 1 1
1000	1 0 0 1	0 0 0 1
1001	1 0 1 0	0 0 1 1
1010	1 0 1 1	0 0 0 1
1011	1 1 0 0	0 1 1 1
1 1 0 0	1 1 0 1	0 0 0 1
1 1 0 1	1 1 1 0	0 0 1 1
1 1 1 0	1 1 1 1	0 0 0 1
1111	0 0 0 0	1 1 1 1




As explained in Section 12.3, it can be seen that A changes on every rising clock edge: $T_A = 1$ B changes only when A = 1: $T_B = A$ C changes only when both B and A = 1: $T_C = AB$

D changes only when A, B, and C = 1: $T_D = ABC$


12.4 (b) The binary counter using D flip-flops is obtained by converting each T flip-flop to a D flip-flop by adding an XOR gate.





For T flip-flop: 000 goes to 110 because $T_A T_B T_C = 110$

12.13 Notice that Sh overrides Ld when Sh = Ld = 1



12.20

ABC	$A^+B^+C^+$
	XXX
0 0 1	1 0 0
0 1 0	0 1 1
0 1 1	0 0 1
100	1 0 1
1 0 1	1 1 1
1 1 0	0 1 0
111	1 1 0

12.20 (a)
$$D_A = B' + AC$$
; $D_B = AC + BC'$; $D_C = A'B + AB'$

12.20 (b)
$$J_A = B', K_A = BC'; J_B = AC, K_B = A'C; J_C = A' + B', K_C = A'B' + AB$$

12.20 (c)
$$T_A = A'B' + ABC'$$
; $T_B = A'BC + AB'C$; $T_C = A'B' + A'C' + B'C' + ABC$

12.20 (d)
$$S_{A} = B', R_{A} = BC'; S_{B} = AC, R_{B} = A'C; S_{C} = A'B + AB', R_{C} = A'B' + AB'$$

12.20 (e) State 000 goes to 100, because $D_{\rm A}D_{\rm B}D_{\rm C} = 100$.


12.26


$Q_3Q_2Q_1Q_0$	ClrN Ld
0000	1 0
0001	1 0
0010	1 0
0011	1 0
0100	1 1
0101	X X
0110	X X
0111	X X
1000	X X
1001	X X
1010	X X
1011	1 0
1100	1 0
1101	1 0
1110	1 0
1111	1 0

The transition from state 1111 to state 0000 can be effected using Clear, Parallel Load or increment. The latter gives the simplest equations. Then ClrN = 1, $Ld = Q_3'Q_2$, and $P_3P_2P_1P_0 = 1011$.

12.32 (a)

UABC	$S_{\mathbf{A}}R_{\mathbf{A}}$	$S_{\rm B}R_{\rm B}$	$S_{\mathbf{C}}R_{\mathbf{C}}$
0000	10	10	10
0001	0x, x1	0x, x1	x1
0010	0x, x1	x1	10
0011	0x, x1	x0	x1
0100	x1	10	10
0101	x0	0x, x1	x1
0110	x0	x1	10
0111	x0	x0	x1
1000	0x, x1	0x, x1	10
1001	0x, x1	10	x1
1010	0x, x1	x0	10
1011	10	x1	x1
1100	x0	0x, x1	10
1101	x0	10	x1
1110	x0	x0	10
1111	x1	x1	x1






R_{A}	, V U A	A				
ВС		00	01	11	10	,
	00	0	1	0	1	
	01	1	0	0	1	$R_{\mathbf{A}} = UABC + U'AB'C'$
	11	1	0	1	0	+ U'A'C + UA'B'
	10	X	0	0	X	

SÇ	U A	4				
ВС		00	01	11	10	
	00	1	1	1	1	
	01	X	X	X	X	$S_{\mathbf{C}} = 1$
	11	X	X	X	X	SC 1
	10	1	1	1	1	

ΚĮ	3					
	\ U	A				
ВС		00	01	11	10	
	00	0	0	1	1	$R_{\rm B} = U'B'C + U'BC'$
	01	1	1	0	0	+ <i>UB'C'</i> + <i>UBC</i>
	11	0	0	1	1	
	10	1	1	0	0	



12.32 (b)	UABC	$CE_{\mathbf{A}}D_{\mathbf{A}}$	$CE_{\mathbf{B}}D_{\mathbf{B}}$	CE_CD_C
	0000	11	11	11
	0001	0x, 10	0x, 10	10
	0010	0x, 10	10	11
	0011	0x, 10	0x, 11	10
	0100	10	11	11
	0101	0x, 11	0x, 10	10
	0110	0x, 11	10	11
	0111	0x, 11	0x, 11	10
	1000	0x, 10	0x, 10	11
	1001	0x, 10	11	10
	1010	0x, 10	0x, 11	11
	1011	11	10	10
	1100	0x, 11	0x, 10	11
	1101	0x, 11	11	10
	1110	0x, 11	0x, 11	11
	1111	10	10	10

CE	B U					
ВС	U.	A. 00	01	11	10	
	00	1	1	0	0	
	01	0	0	1	1	
	11	0	0	1	1	
	10	1	1	0	0	
$CE_{\mathbf{B}} = U'C'' + UC'$						
CE	E _C					

CE	C U	Δ			
ВС	1	00	01	11	10
	00	1	1	1	1
	01	1	1	1	1
	11	1	1	1	1
	10	1	1	1	1
		CEC	= 1		

CE_{A}					
ВС	U	00	01	11	10
	00	1	1	0	0
	01	0	0	0	0
	11	0	0	1	1
	10	0	0	0	0

 $CE_{\mathbf{A}} = UBC + U'B'C'$

D _A 、	\ U.	Δ				
ВС	/	00	01	11	10	
	00	1	0	X	X	
	01	Х	Х	Х	х	
	11	X	X	0	1	
	10	Х	Х	Х	X	

$$D_{\rm A} = A'$$

Dį	3				
вс	U	A. 00	01	11	10
	00	1	1	х	х
	01	Х	Х	1	1
	11	Х	Х	0	0
	10	0	0	Х	Х
			_	D.	

 $D_B=B'$

Do	,					
вс	U	A. 00	01	11	10	
	00	1	1	1	1	
	01	0	0	0	0	
	11	0	0	0	0	
	10	1	1	1	1	
$D_{\mathbb{C}} = C'$						

Clock Cycle	Input Data	EnIn	EnAd	LdAc	LdAd	Accumulator Register	Addend Register	Bus	Description
0	18	1	0	1	0	0	0	18	Input to accumulator
1	13	1	0	0	1	18	0	13	Input to addend
2	15	0	1	1	0	18	13	31	Sum to accumulator
3	93	1	0	0	1	31	13	93	Input to addend
4	47	0	1	1	0	31	93	124	Sum to accumulator
5	22	1	0	0	1	124	93	22	Input to addend
6	0	0	1	0	0	124	22	146	Sum on bus

Note: Register values change *after* the clock edge. So a value loaded from the bus appears in the register on the next clock cycle after the load signal and bus value are present.