



9.8 (a)




(b) Truth Table for the ROM


Α	В	C	D	X	Y	Z
0	0	0	0	1	1	1
0	0	0	1	1	1	1
0	0	1	0	0	0	0
0	0	1	1	0	0	1
0	1	0	0	1	1	1
0 0 0 0 0 0 1 1	1	0	1	1	1	1
0	1	1	0	1	0	0
0	1	1	1	1	0	1
1	0	0	0	1	1	0
1	0	0	1	1	0	1
1	0	1	1 0	1 0	1	1 0
1	0	1	1	1	1	1
1	1	0	0 1	1	1	0
1	1	0	1	0	0	0
1	1	1	0	1	1	1 0 0 0
1	1	1	1	1	1	1





9.16 cont.




9.18 Since the decoder outputs are negative, NAND gates are required. The excess-3 outputs are Σ m(5,6,7,8,9), Σ m(1,2,3,4,9), Σ m(0,3,4,7,8), and Σ m(0,2,4,6,8) so four 5-input NAND gates are needed with inputs corresponding to the minterms of the excess-3 outputs.











ABCD	WXYZ
0000	0 1 1 1
0001	1000
0 0 1 0	1001
0 0 1 1	1100
0100	1110
0 1 0 1	1010
0 1 1 0	1 1 0 1
0 1 1 1	1111
1000	1011
1001	0101

A				
CD \	00	01	11	10
00	0	1	X	1
01	1	1	X	0
11	1	1	X	X
10	1	1	X	X


$$W = A'D + C + B + \underline{AD'}$$




$$X = \underbrace{\underline{\underline{A'C'D'}}}_{} + CD + \underline{\underline{AD}} + \underline{\underline{BC}}_{}$$



 $Y = \underline{A D'} + B D + \underline{\underline{A'C'D'}}$




Alt: $Z = A + \underline{\underline{BC}} + B'D'$



9.32 (b)

abcd	WX Y Z
-1	1 0 0 0
1-	1 0 0 0
0 1	1 0 0 0
1 0	1 0 1 0
0 - 0 0	0 1 1 0
1 1	0 1 0 0
1 1	0 1 0 1
-11-	0 1 0 1
- 1 - 1	0 0 1 0
- 0 - 0	0 0 0 1

9.32 (c)



9.46 (a) The decoder outputs are
$$Y_0 = A'B'$$
, $Y_1 = A'B$, $Y_2 = AB'$, $Y_3 = AB$. The mux outputs are $f = I_0'C'D' + I_1'C'D + I_2'CD' + I_3'CD$. So $f(A,B,C,D) = Y_0'C'D' + Y_1'C'D + Y_2'CD' + Y_3'CD$ $= (A+B)C'D' + (A+B')C'D + (A'+B)CD' + (A'+B')CD$ $= AC'D' + BC'D' + AC'D + B'C'D + A'CD'' + BCD' + A'CD + B'CD$ $= AC' + BD' + B'D + A'C$.

9.46 (b) The decoder outputs are minterms of A and B active low: $Y_0 = A'B'$, $Y_1 = A'B$, $Y_2 = AB'$, $Y_3 = AB$. The mux output is selected by select inputs S1 = Cand S0 = D: $f = I_0'C'D' + I_1'C'D + I_2'CD' + I_3'CD$ and the mux inputs are $I_0 = Y_0'$, $I_1 = Y_1'$, $I_2 =$ Y_2 'and $I_3 = Y_3$ '. So f(A, B, C, D) $= Y_0'C'D' + Y_1'C'D + Y_2'CD' + Y_3'CD$

$$= Y_0'C'D' + Y_1'C'D + Y_2'CD' + Y_3'CD$$

= $A'B'C'D' + A'BC'D + AB'CD' + ABCD$.

This can be made easier by moving the inversion on the output of the mux to all inputs of the mux, and noticing that the two inversions in series between the decoder and mux cancel.