
# MINNOW2 BOARD Rev: A2


### **TABLE OF CONTENTS**


Page	Index	Page	Index				
1	Cover Page	26	DC-DC VOLTAGE				
2	Block Diagram	27	<b>GPIO/HW Mapping</b>				
3	CPU-DDI/VGA	28	POWER DELIVERY				
4	CPU-DDR3-CHA	29	Power Sequence				
5	CPU-DDR3-CHB						
6	CPU-PE/HDA/SD/eMMC/Strap						
7	CPU-SPI/CLOCK/RTC/PMC/UART						
8	CPU-USB/LPC/SMB/I2C						
9	CPU-PWR1						
10	CPU-PWR2						
11	CPU-GND						
12	Memory_CHA-1						
13	Memory_CHA-2						
14	uSD CARD CAGE						
15	HDMI / VGA	HDMI / VGA					
16	USB3+USB2						
17	EXPANSION I/O						
18	LAN RTL8111GS-CG						
19	NOT USED						
20	CSI/GPIO Header/UART_DBG						
21	PWR BTN / LED / HOLE						
22	DC-5VSB/3VSB / VCC / VCC3						
23	DC/DC VCORE/GFX						
24	DC/DC VCORE/GFX MOS						
25	DC-DIMM/DDR_VTT						


### **REVISION HISTORY:**

Rev	Date	Notes				
Α	2014/02/13	INITIAL RELEASE LISTED ADDITIONAL COMPATIBLE PART #'s on ON SPI ROM PAGE20 UPDATED DDR3L PART # on MEM1-MEM4 on PAGES 12-13 LISTED ADDITIONAL COMPATIBLE PART #'s ON DDR3L MEMORIES MEM1-MEM4 on PAGES 12-13				
<b>A</b> 1	2014/05/02	REWORK BOARD to REV_A1				
		PAGE 3 - ADD U39 INVERTER FOR HPD SIGNAL PAGE 6 - ADD R354 (0 OHM RES) to tie SD3 WP with SD3 CD#, DNI J6 HEADER. PAGE 7 - CHANGE R36,R98,R99,R103 = 0 OHMS UPDATE Y1, Y2 SYMBOLS				
		UPDATE I2C5_SCL/SDA NET NAMES PAGE 21 - CHANGE BOARD MTG HOLE SYMBOLS to SUPPORT 6-32 screw.				
		PAGE 22 - DNI R289, CHANGE R308 to 33 OHMS PAGE 23 - UPDATE CAP SYMBOLS (C36,C39,C61,C62) PS PH1 OPTIMIZE 1.) CHANGE C76,C77,C87 to LOWER ESR CAP 2.) CHANGE C40,C59 FROM 0.022uF to 0.047uF 3.) CHANGE R93 FROM 3.32KOHM to 2.6KOHM 4.) CHANGE R194 FROM 33KOHM to 80.6KOHM 5.) CHANGE R247 FROM 30KOHM to 80.6KOHM 6.) CHANGE R200 FROM 3.6KOHM to 3.32KOHM PAGE 25 - CHANGE C129 TO LOWER ESR CAP PAGE 27 - UPDATE GPIO SETTINGS DOCUMENTATION				
A2	2014/10/22	REWORK BOARD to REV_A2				
		PAGE 23 - PS PH2 OPTIMIZE  1.) CHANGE R63 FROM 3.57KOHM to 2.67KOHM 2.) CHANGE R250 FROM 3.01KOHM to 2.61KOHM 3.) CHANGE R200 FROM 3.32KOHM to 2.43KOHM 4.) CHANGE R93 FROM 2.6KOHM to 2.21KOHM 5.) CHANGE C185 FROM 33pF to 68pF				
		PAGE 7 - INSTALL R278 - FROM DNI to 1KOHM				
		This work is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.				
		All derivative works are to be attributed to CircuitCo LLC .				
		For more information, see http://creativecommons.org/license/results-one?license_code=by-sa				
		FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG				
		Printed Circuit Board Solutions MINNOWBOARD2				
		Size Date Modified DWG NO Rev Custom Sunday, November 16, 2014 002-0004205 A2				
		Engineer(s) MINNOW_TEAM Sheet 1 of 29				














**MINNOW TEAM** 






























FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA


 MINNOWBOARD2 - uSD CARD CAGE


 Size
 Date Modified
 DWG NO
 Rev


 Custom
 Sunday, November 16, 2014
 002-0004205
 A2

 Engineer(s)
 MINNOW\_TEAM
 Sheet
 14 of
 29


1380 Presidential Dr Ste#100 Richardson, TX 75081









## EXPANSION HS CONNECTOR WITH mPCIE, mSATA, I2S AUDIO, GPIO, and XDP I/O









POR ALL DESCRIPTIES, INCLUDING DILL OF MATERIAS AND GERBER PLESS VISIT WAYMINNOVIDED DAYS	9	*	3	2	<u> </u>	'	
FOR ALL DESIGN FILES, INCLUDING BILL OF MATRIAL AND GENERAL FILES							
Rinnowboard.org  Rinnow							
POR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MSDARD ORS TO MATERIALS AND GERBER FILES. PLEASE VISIT WWW.MSDARD ORS TO							D
minnowboard.org  FOR ALL DESIGN FILES, INCLUDING BILL OF  MATERIALS AND GERBER PILES, PILEASE VISIT  WAS MINNOWAGAND TO THE SET OF T							
minnowboard.org  FOR ALL DESIGN FILES. INCLUDING BILL OF MATERIALS AND GERBER FILES. PLEASE VISIT  WHATERIALS AND GERBER FILES. PLEASE VISIT							
minnowboard.org  FOR ALL DESIGN FILES, INCLUDING BILL OF  MATERIALS AND GERBER FILES, PILEASE VISIT  WAYMANINGWOODSACO ORG							
FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINDOWGARD.ORS							
minnowboard.org  FOR ALL DESIGN FILES, INCLUDING BILL OF  MATERIALS AND GERBER RILES, PLEASE VISIT  WWW.MINOWSORD.ORG							
minowboard.org FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINOWOORAD.ORG							
minnowboard.org FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINIOWSDARD.ORG							
minnowboard.org  FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINOWBOARD.ORG							
minnowboard.org FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WAY MINNOWBOARD.ORG							
minnowboard.org FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINOWBOARD.ORG							
minnowboard.org  FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							4
minnowboard.org FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							
minnowboard.org  FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							
FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							
minnowboard.org FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							В
FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							
minnowboard.org FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							
FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							
FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							
FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG							
FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG				T			
WWW.MINNOWBOARD.ORG			E m	ninnowboard.org	FOR ALL DESIGN MATERIALS AND	FILES, INCLUDING BIL	L OF SE VISIT
Printed Circuit Board Solutions  ANNIAGORITO A PROCEEDING ALL COMP.			Printed	rcuiteo d Circuit Board Solutions		LICE	NSE CC-BY-SA
Size Date Modified DWG NO Rev					Size Date Modified	DWG NO	Rev A2
1380 Presidential Dr Ste#100 Richardson, TX 75081	5		Rich	chardson, TX 75081	Engineer(s) MINNOW_TE	EAM Sheet	










BOARD HOLES - 4 TOTAL - 1 in EACH CORNER




















### **PCH-GPIO** function

Pin Name	Power Well	Usage	Boot Set
GPIO_S5[00]	1P8VSB, 20k,H	SOC_GPIO_S5_0 (LSS CONN)	GPO
GPIO_S5[01]	1P8VSB, 20k,H	SOC_GPIO_S5_1 (LSS CONN)	GPO
GPIO_S5[02]	1P8VSB, 20k,H	SOC_GPIO_S5_2 (LSS CONN)	GPO
GPIO_S5[03]	1P8VSB, 20k,H	mPCIE_WAKEB	GPI
GPIO_S5[04]	1P8VSB, 20k,L	OPEN	GPO
GPIO_S5[05]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[06]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[07]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[8]	1P8VSB, 20k,H	HDMI_DC_DC ENABLE	GPO
GPIO_S5[9]	1P8VSB, 20k,H	HDMI LD SWITCH ENABLE	GPO
GPIO_S5[10]	1P8VSB, 20k,H	TXE UNLOCK control	GPO
GPIO_S0_SC[022]	1P8V, 20k,H	OPEN	GPO
GPIO_S0_SC[023]	1P8V, 20k,H	XDP_H_OBSDATA_A0	GPO
GPIO_S0_SC[024]	1P8V, 20k,H	XDP_H_OBSDATA_A1	GPO
GPIO_S0_SC[025]	1P8V, 20k,H	XDP_H_OBSDATA_A2	GPO
GPIO_S0_SC[026]	1P8V, 20k,H	XDP_H_OBSDATA_A3	GPO
GPIO_S0_SC[027]	1P8V, 20k,H	EXPANSION_BUS GPIO1	GPO
GPIO_S0_SC[028]	1P8V, 20k,H	EXPANSION_BUS GPIO2	GPO
GPIO_S0_SC[029]	1P8V, 20k,H	EXPANSION_BUS GPIO3	GPO
GPIO_S0_SC[030]	1P8V, 20k,H	EXPANSION_BUS GPIO4	GPO
GPIO_S0_SC[058]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[059]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[060]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[057]	1P8V, 20k,H	Debug Port UART3 TXD	UART
GPIO_S0_SC[061]	1P8V, 20k,H	Debug Port UART3 RXD	UART

Signal Name	Function	Default	Strap Exit	Strap Description
GPIO_S0_SC[056]	Legacy	1b	PMC_CORE_PWROK de-asserted	Top Swap (A16 Override)  0 = Top address bit is unchanged  1 = Top address bit is inverted
GPIO_S0_SC[063]	Legacy	1b	PMC_CORE_PWROK de-asserted	BIOS Boot Selection  0 = LPC  1 = SPI
GPIO_S0_SC[065]	Legacy	1b	PMC_CORE_PWROK de-asserted	Security Flash Descriptors  0 = Override  1 = Normal Operation
DDI0_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI0 Detect 0 = DDI0 not detected 1 = DDI0 detected
DDI1_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI1 Detect 0 = DDI1 not detected 1 = DDI1 detected

### Interrupt mapping

unction INT# port		PCIe*1 port	Device
LAN	INTC#	port 2	RTL8111GS-CG



FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG


Custom Sunday, November 16, 2014

LICENSE CC-BY-SA

MINNOWBOARD2 - GPIO/HW MAPPING

| Date Modified | DWG NO |
Instorm | DW 002-0004205 A2 Engineer(s) MINNOW\_TEAM 27 of 29

1380 Presidential Dr Ste#100 Richardson, TX 75081



### PWR Sequence & RST Diagram 2.2 PS\_IN#(3) DRAM S4 PWROK +PS\_3VSB 2.1 DRAM\_VDD\_S4\_PWROK (AD42) RSMRST L RSMRST#(B10) 9 PS\_OUT\_L 18.1 DRAM\_CORE\_PWROK Switching **EuP** PS\_OUT#(7) PWRBTN#(J26) (NB670) **NCT3012S** SLP S4#(F22) 18.2 PMC\_CORE\_PWROK +5V +PS 5VSB VSB(2) DC-IN SLP S3#(DZntel Bay Trail-M/I PMC\_CORE\_PWROK(B7) 19 SYS\_RESET#(AC3) PCH PLTRST L PLTRST#(F20) 4 SYS5VSB\_OFF(8) ICLK\_OSCIN(AH12) ICLK\_OSCOUT(AH10) +PS\_5VSB 5 +5VSB DC-DC **Output Clock** (NMOS) 25MHz 14.3<sub>+V\_DIMM</sub> +1P0A\_ENABLE DC-DC +V1P0A +V1P0S DC-DC LAN RTL8111GS **+VCORE PG** (NMOS) 15.1 <sub>+VDIMM</sub> 7 +V1P8A +1P8A\_ENABLE DC-DC DC-DC +V1P35S 1P35V\_EN (NMOS) **EXPANSION** 16.1<sub>+PS\_3VSB</sub>, +3VSB\_EN DC-DC +3VSB +V1P8S 7.1 DC-DC +V1P8S\_EN (NMOS) 10.1 +5VSB 11 +VDIMM Switching SLP\_S4\_L (NB675) SLP\_S3\_L 13 +VDIMM\_VTT 12.1 SLP\_S3\_L 13.1 +VCC DC-DC 17.1 <sub>+V1P8S</sub> minnowboard.org ( MOS )<sub>P3</sub> (13.2 +VCC3 FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT +V1P2S\_MIPI DC-DC +V1P2S EN WWW.MINNOWBOARD.ORG LICENSE CC-BY-SA 13.2 +5VSB 14.1 +VCORE Switching (14.2 +VGFX +VCORE PG MINNOWBOARD2 - POWER SEQUENCE +VCC Custom Sunday, November 16, 2014 **A2** 002-0004205 1380 Presidential Dr Ste#100 Richardson, TX 75081 Engineer(s) MINNOW\_TEAM 29 of 29