

Yuanfan Chen

646-963-8426 | yc2942@cornell.edu | [github](#) | [linkedin](#)

EDUCATION

Cornell Tech, Cornell University
Master of Engineering in Computer Science

New York, NY
Aug. 2025 – May. 2026

University of Toronto
Honours Bachelor of Science, Computer Science Specialist (GPA: 3.87/4.0)

Toronto, Canada
Sep. 2020 – May. 2024

PERSONAL EXPERIENCE

Machine Learning System Researcher
Cornell University

Sep 2025 – Present
New York, NY

- Engineered a scheduling framework integrating **RCPSP modeling**, **EDF**, and **Greedy** to maximize throughput under **multi-class SLO constraints**; derived **stepwise performance functions** via GPU profiling and validated performance by reproducing SOTA baselines (**Slo-serve**, **Sarathi**).
- Leveraged **γ -Boost Queuing Theory** to analyze **light-tailed workloads**, optimizing resource scheduling for prefill versus decode phases; achieved a **300% tail latency improvement** while maintaining Avg E2E and TTFT parity with **SJF (Shortest Job First)**.
- Developed a **Vidur-based simulator** for **Multiclass SLO** evaluation, conducting a class-level comparative analysis of **Colocation vs. Separation** global scheduling strategies and reproducing **PolyServe** as a baseline.

Kernel Development Intern
Tencent: TCHouse-X Distributed Database

Jul 2025 – Aug 2025
Beijing, CN

- Designed and implemented an **admission control mechanism** to regulate request concurrency, ensuring system stability under bursty loads (which later inspired my Multi-SLO research).
- Contributed to the open-source **ClickHouse-X** project; established rigorous **CI/CD pipelines** and code review standards to build robust, maintainable, and reproducible distributed systems.
- Optimized node recovery via fault-tolerant **KV delta-apply**, reducing latency from **10s to 3s** and ensuring data consistency in high-churn clusters.

Machine Learning Engineer
Tencent: Distributed Training and Inference

May 2025 – Sep 2025
Beijing, CN

- Mastered parallelization strategies including **Tensor Parallelism (TP)** and **Data Parallelism (DP)**, and optimized inference engines using **PagedAttention** and **Continuous Batching**.
- Optimized **GQA** and **DSA** kernels on **NVIDIA H200 and B200** GPUs to accelerate LLM inference; profiled memory hierarchies and warp stalls using **Nsight Compute (NCU)** to alleviate bandwidth bottlenecks and maximize hardware utilization.
- Reduced pipeline bubbles by implementing **Chunk Prefill** and batched decode strategies, significantly improving throughput for long-context inference workloads.

Optimized **MLA** kernels on **NVIDIA H200 and B200** GPUs to accelerate LLM inference; profiled memory hierarchies and warp stalls using **Nsight Compute (NCU)** to alleviate bandwidth bottlenecks and maximize hardware utilization.

Reduced pipeline bubbles by implementing **Chunk Prefill** and batched decode strategies, significantly improving throughput for long-context inference workloads.

Database Researcher
Far Data Lab

Jan 2024 – Feb 2025
Toronto, CA

- Co-designed **dpBento** to benchmark compute/memory/network/storage of heterogeneous DPUs for data processing offload.
- Studied **RocksDB** internals; explored DPU offload for decompression/compaction to evaluate compute-storage disaggregation.

TECHNICAL SKILLS

Programming: Python, C++, CUDA, Java **AI Infra:** vLLM, SGLang, KV-Cache, PD separation
Distributed: CAP, ClickHouse, HDFS **Databases:** RocksDB, MySQL, Redis
Networking: epoll, multiplexing, async I/O, KCP **Systems:** Linux internals, CPU/GPU arch, Nsys/Nsight

PUBLICATIONS

- dpBento: Benchmarking DPUs for Data Processing.** Jiasheng Hu, Chihan Cui, Anna Li, Raahil Vora, **Yuanfan Chen**, Philip A. Bernstein, Jialin Li, Qizhen Zhang. arXiv:2504.05536 (2025).

ACADEMIC SERVICE

- Invited Reviewer:** IEEE Journal on Selected Areas in Information Theory (JSAIT) – Special Issue on Energy and Data Efficiency in AI (2026). Reviewed submissions focusing on cutting-edge LLM inference systems.