

54321

D

C

B

A

# Version History


Version	Modify Content	Responsibility	Date
V1.0			2011/11/07

D


C

B

A



OM5]	OM[4:]	OM[0]	Storage
Boot Sep.	0 0 0 0	0	NAND 512B-4cycle
0:	0 0 1 0	0	NAND 2KB-5cycle
Storage	0 0 1 1	0:	NAND 4KB-5cycle 8-ECC
1:	0 1 0 0	X-TAL	OneNAND 4KB-5cycle 16-ECC
USB->	0 1 0 1	1:	OneNAND Mux(Audi)
UART->	0 1 1 0	X-TAL	OneNAND DeMux(Audi)
Storage	0 1 1 1	(USB)	SD/MMC
0:	1 0 0 0		Reserved
Storage	1 0 0 1		NAND 2KByte Page, 4cycle
	1 0 1 1		iROM NOR boot
			MMC (8bit)




PWM2 主板运行指示

VDD\_REG1\_IO


核心板电源使用


S5PV210-PART

广州粤嵌通信科技股份有限公司			
Title			
CORE_210			
Size	Document Number		Rev
A3	EXTENSION		V1.0
Date:	Thursday, July 12, 2012	Sheet	2 of 11









Power Distribute table

Buck1(VDD_REG1_IO)	3.3V/1100mA
Buck2(VDD_REG2_INT)	1.1V/1100mA
Buck3(VDD_REG3_ARM)	1.25V/1200mA
REG4(VDD_REG4_PLL)	1.1V/150mA
REG5(VDD_ALIVE)	1.1V/150mA
REG6(VDD_REG6_USB_D)	1.1V/250mA
REG7(VDD_REG7_USB_A)	3.3V/250mA
VDD_3V3_EXT	3.3V/1500mA
VDD_5V_EXT	5.0V/2000mA

