




### CLOCK












### CONNECTOR









#### DDR3 TO TOP PORT







#### DDR3 SDRAM










MUCLEI

E203 RISC-V评估板
Page Name DDR3

Tuesday, October 30, 2018 Sheet 5 of


V0.1




## POWER TO TOP


VCC5V0	J <mark>VCC5V0</mark>	— <b>&gt;&gt;</b> ∨CC5V0
VCC1V0	I <sup>VCC1V0</sup>	<b>_</b> ⟨⟨VCC1V0
VCC1V8	VCC1V8	<b>-</b> ⟨⟨VCC1V8
VCC3V3	VCC3V3	<b>-√√</b> ∨CC3V3
VCC1V5	VCC1V5	<b>⟨⟨</b> VCC1V5
DDR0V75	DDR0V75	<b></b> ∕∕DDR0V75
DDRVREF	DDRVREF	
VADJ	VADJ	- <b>≪</b> VADJ
PS_POR_B <	PS_POR_B	
MGTAVTT	MGTAVTT	<b></b> ∕∕MGTAVTT
MGTAVCC	MGTAVCC	- <b>⋌</b> MGTAVCC
VCC2V5	 VCC2V5	







#### DDR3 SUPPLY














# MGT POWER







#### A 芯来科技 NUCLEI

E203 RISC-V评估板
Size | Page Name MGT SUPPLY


Date: Tuesday, October 30, 2018 Sheet 10 of 19


Rev V0.1


4


3


#### USER INTERACTIVE



















### FPGA & MCU CONFIG












### BANK13 & BANK14

U30-3



xc7a100tfgg484









### BANK15 & BANK16


	U30-4			
	BA			
B15_IO0 J16 B15_LP1 H13 B15_LN1 G13 B15_LN2 G16 B15_LN2 G16 B15_LN3 J14 B15_LN3 H14 B15_LN4 G18 B15_LN5 H15 B15_LN5 H15 B15_LN5 H15 B15_LN6 H18 B15_LN7 H22 B15_LN7 H22 B15_LN7 H22 B15_LN M2 B15_LN M3 B15_LP3 H20 B15_LN M4 B15_LP4 H19 B15_LN M4 B15_LN M5 B15_LN M5 B15_LN M6 B15_LN M7 B15_LN M6 B1	ID 0 15 IO 0 15 IO 1 1P T0 AD0P 15 IO L1P T0 AD0N 15 IO L2P T0 AD8N 15 IO L2N T0 AD8N 15 IO L2N T0 AD8N 15 IO L3N T0 DQS AD1P 15 IO L3N T0 DQS AD1N 15 IO L4P T0 15 IO L4P T0 15 IO L4N T0 15 IO L5P T0 AD9N 15 IO L6N T0 AD9N 15 IO L9P T1 AD2N 15 IO L9P T1 AD10N 15 IO L9P T1 AD10N 15 IO L9P T1 DOS AD3N 15 IO L10P T1 AD11P 15 IO L10P T1 AD11P 15 IO L10P T1 AD11N 15 IO L11N T1 SRCC 15 IO L11N T1 SRCC 15 IO L12N T1 MRCC 15 IO L12N T1 MRCC 15	INK15  IO_L13P_T2_MRCC_15 IO_L13N_T2_MRCC_15 IO_L14P_T2_SRCC_15 IO_L14P_T2_SRCC_15 IO_L15P_T2_DQS_15 IO_L15P_T2_DQS_15 IO_L15P_T2_DQS_ADV_B_15 IO_L16P_T2_A28_15 IO_L16P_T2_A28_15 IO_L16P_T2_A25_15 IO_L17N_T2_A25_15 IO_L17N_T2_A25_15 IO_L18P_T2_A24_15 IO_L18P_T2_A24_15 IO_L18P_T2_A24_15 IO_L19P_T3_A22_15 IO_L19P_T3_A22_15 IO_L19P_T3_A22_15 IO_L19P_T3_A21_15 IO_L20N_T3_A01_15 IO_L20N_T3_A01_15 IO_L21P_T3_DQS_15 IO_L21P_T3_DQS_15 IO_L22P_T3_A17_15 IO_L22P_T3_A17_15 IO_L22P_T3_A16_15 IO_L23P_T3_FOE_B_15 IO_L23P_T3_FOE_B_15 IO_L24P_T3_RS0_15	K18 K19 L19 L20 N22 M22 M18 N18 N18 N19 N20 M20 K13 K14 M13 L13 K17 J17 L14 L15 K16 M16 M17	B15_LP13 B15_LN13 B15_LN14 B15_LN14 B15_LP15 B15_LN16 B15_LP16 B15_LN16 B15_LN19 B15_LN19 B15_LN19 B15_LN19 B15_LN19 B15_LN19 B15_LN20 B15_LN21 B15_LN21 B15_LN21 B15_LN21 B15_LN22 B15_LN24 B15_LN23 B15_LN23 B15_LN23 B15_LN23 B15_LN23 B15_LN23 B15_LN23 B15_LN24 B15_LN24 B15_LN24
		2010		

xc7a100tfgg484

xc7a100tfgg484




## BANK34 & BANK35





	U30-7			
	BANK			
DDR3 D6 B1 DDR3 D6 B1 DDR3 D2 A1 DDR3 D4 B2 DDR3 DQS P0 E1 DDR3 DQS N0 D1 DDR3 D7 E2 DDR3 DM0 D2 DDR3 D1 G1 DDR3 D5 F1 DDR3 D3 F3 VTTREF E3 DDR3 D14 K1 DDR3 D14 K2 DDR3 DM1 G2 DDR3 DM1 G2 DDR3 DM1 G2 DDR3 D13 J5 DDR3 D11 H5 DDR3 DR3 D11 H5 DDR3 DR3 D9 G3 DDR3 D15 H4	IO_0_35 IO_L1P_T0_AD4P_35 IO_L1P_T0_AD4P_35 IO_L2P_T0_AD12P_35 IO_L2N_T0_AD12P_35 IO_L2N_T0_AD12P_35 IO_L3P_T0_DQS_AD5P_35 IO_L3P_T0_DQS_AD5P_35 IO_L4N_T0_35 IO_L4N_T0_35 IO_L5P_T0_AD13P_35 IO_L5P_T0_AD13P_35 IO_L6P_T0_35 IO_L6P_T0_35 IO_L6P_T0_35 IO_L7P_T1_AD6P_35 IO_L7P_T1_AD6P_35 IO_L7P_T1_AD6P_35 IO_L8P_T1_AD14P_35 IO_L8P_T1_AD14P_35 IO_L9P_T1_DQS_AD7P_35 IO_L9P_T1_DQS_AD7P_35 IO_L9P_T1_DQS_AD7P_35 IO_L9P_T1_DQS_AD7P_35 IO_L10P_T1_AD15P_35 IO_L10P_T1_AD15P_35 IO_L10P_T1_AD15P_35 IO_L10P_T1_SCC_35 IO_L11P_T1_SRCC_35 IO_L12P_T1_MRCC_35 IO_L12P_T1_MRCC_35	IO_L13P_T2_MRCC_35 IO_L13N_T2_MRCC_35 IO_L14P_T2_SRCC_35 IO_L14N_T2_SRCC_35 IO_L14N_T2_SRCC_35 IO_L15N_T2_DQS_35 IO_L15N_T2_DQS_35 IO_L16N_T2_35 IO_L16N_T2_35 IO_L17P_T2_35 IO_L17P_T2_35 IO_L17P_T2_35 IO_L17P_T2_35 IO_L18N_T2_35 IO_L18P_T2_35 IO_L19P_T3_35 IO_L19P_T3_35 IO_L20P_T3_35 IO_L20P_T3_35 IO_L21P_T3_DQS_35 IO_L21P_T3_DQS_35 IO_L21P_T3_DQS_35 IO_L21P_T3_DQS_35 IO_L21P_T3_DS_35 IO_L22P_T3_35	K4 J4 L3 K3 M1 L1 M3 M2 K6 J6 L5 L4 N4 N3 R1 P1 P5 P4 P2 M6 M5 N5 L6	DDR3 D22 DDR3 D18 DDR3 D20 DDR3 DQS P2 DDR3 DM2 DDR3 D17 DDR3 D17 DDR3 D19 DDR3 D23 DDR3 D23 DDR3 D25 VTTREF DDR3 D26 DDR3 D26 DDR3 D26 DDR3 D26 DDR3 D26 DDR3 D28 DDR3 D30 DDR3 D30 DDR3 D30


SYS CLK P

#### xc7a100tfgg484










xc7a100tfgg484





E203 RISC-V评估板


Size A4 Page Name BANK34&BANK35

Date: Tuesday, October 30, 2018 Sheet 17 of 1


Rev

V0.1

Date: Tuesday, October 30, 2018



### BANK POWER



Sheet

Tuesday, October 30, 2018