# Digital Logic Design Project 2

## Zidane Karim

November 18, 2024

# Contents

# 1 Introduction

The assignment was to design a sequential logic circuit that can both write and read a byte into a RAM chip, to be displayed on an array of LED outputs.

In other words, the circuit should be able to take in an 8-bit input and store it in memory, and then be able to read that memory and display it on the LED array.

For example, if the input is 10101000, the LED array should display the following configuration:  $\downarrow$ 



Figure 1: LED Output for 10101000

The heart of the problem is manipulating the data around the RAM chip, as it was a  $1024 \times 4$  RAM chip, meaning it had 1024 memory locations, each with 4 bits of data.

However, recall that the input is 8 bits, so we need to split the input into two 4-bit chunks to store in the RAM chip.

The circuit should be able to write the first 4 bits into the RAM chip, and then write the second 4 bits into the RAM chip, and then read the data from the RAM chip and display it on the LED array.

This manipulation of data is the main challenge of the project, which is why we turn to a sequential finite state machine to solve the problem.

#### 1.1 Outline

## 1.1.1 Methodology

The circuit is divided into three main parts: the input, the RAM chip, and the output. The essential issue in each was:

- Input: Automatically splitting the 8-bit input into two 4-bit chunks to write to the RAM chip in sequence
- RAM Chip: Keeping the data in memory and being able to read it back out without losing it/moments of gibberish
- Output: Continuously displaying the data on the LED array

## 1.1.2 Implementation

The vast majority of the circuit was implemented using TTL chips. The only exception was the bidirectional register used to hold the data which was a CMOS chip, requiring additional buffering.

# 2 Methods

#### 2.0.1 Theory

The circuit was designed as two finite state machines, one for read and one for write:

- The write FSM would take in the 8-bit input and split it into two 4-bit chunks, writing them to the RAM chip in sequence.
- The **read FSM** would read the data from the RAM chip and display it on the LED array.

#### Why do we use a finite state machine?

Because the circuit needs to be able to remember the state it is in, and then change states based on the input. This is the essence of a finite state machine. The practical relation to the circuit is that the circuit needs to know whether it is in the write state or the read state, and then change addresses in the RAM chip accordingly, based on the details of the state.

This comes from the fact that the RAM chip has a limited address width (10 bits for 1024 locations), which requires control over address selection to store and retrieve the data correctly.

In addition to addresses, the RAM chip requires a write-enable signal to write data to memory. This signal is controlled by the write FSM, which is responsible for writing the data to the RAM chip in the correct sequence.

The design of the RAM chip has certain time-intervals where between address changes, the data written to memory is invalid/incorect. Because of this, the write FSM must be designed to wait for the correct time to write the data to memory, and then change the address to write the next data.

However, the timing intervals on the 2114 TTL RAM chip is measured in nanoseconds, which our clocks generated from 555-timers cannot feasibly reach due to equipment availability. Thus, this timing was not of much concern considering our RAM chip would never be able to reach the speeds required to

cause a problem. Because of this, we do not really care about an idle state in both FSMs as the RAM chip will never be able to write/read data fast enough to cause a problem. But in my original thinking, I designed the states with an idle in mind.

To summarize, the finite state machines are responsible for selecting the correct address and enabling the read or write operation as required by the process:

#### Why do we use external registers?

The RAM chip has a 4-bit data width, which means it can only store 4 bits of data at a time. However, the input is 8 bits, which means we need to split the input into two 4-bit chunks to store in memory.

To do this, we use two 4-bit registers to hold the data before writing it to memory. The first register holds the first 4 bits of data, and the second register holds the second 4 bits of data. Why do we use registers instead of reading from RAM directly?

This is because the RAM chip has a limited address width, which means we need to write the data to memory in the correct sequence. If we read the data from memory directly, we would not be able to control the sequence in which the data is written to memory. In other words, we want to view all the data at once, not just the 4-bits at a time. The external registers also store the values inside so we can change the values on the dip switches, yet the values on the LED array remain the same since we have not written to the RAM.

#### 2.0.2 State Transitions and Truth Tables




Figure 2: Read State Transition Diagram




Figure 3: Write State Transition Diagram

Above are the two state transiton diagrams for read and write respectively. Notice that they almost exactly the same, except the write FSM uses the write enable signal to write to memory, while the read FSM leaves it off the entire time. These FSMs are Mealy Machines as outputs rely on the button presses as well as the original states. The essential logic of both FSMs is to stay idle until the button is pressed, which then cycles through the diagram. At each point, the machine switches addresses and either writes or reads.

Below is the truth table for the FSMs, which is used to create the Karnaugh Maps for the FSMs. The truth table is the same for both FSMs, except the write FSM has an additional output for the write enable signal. From this, we can derive logical expressions and then simplify them to create the FSM circuits.




Figure 4: Read Truth Table




Figure 5: Write Truth Table

## 2.0.3 Boolean Expressions

Read:

- $D_1 = Q_1 \oplus Q_0$
- $D_0 = (R_B + Q_1) \cdot \overline{Q_0}$
- $OE = \overline{WE}$

Write:

- $D_1 = Q_1 \oplus Q_0$
- $D_0 = (W_B + Q_1) \cdot \overline{Q_0}$
- $WE = Q_1$

Both:

- $A_0 = Q_0 R + Q_0 W$
- $MuxSelect = Q_0R + Q_0W$

The tri-state buffer controllers are connected to the write enable signal, because logically the RAM should only receive the inputs when write enable is on.

The mux select is connected to the address signal, because we want to select the proper address from the mux based on the state of the FSM.

Output enable does not actually exist on the RAM chip but it does in Logisim. It is connected to the inversion write enable signal, because we only want to read the data when the write enable signal is off. Since WE is off by default, when we are not writing, we are reading.

The final puzzle to solve is the register clock. The register is not hooked up to the 555-timer clock, because then it would read on every clock, which we do not want. We only want to update the register's value to the LED when we press the read button. Since the  $Q_0$  of Read controls the address, we can connect the output of  $Q_0$  to the first register and the inversion/negation of this signal to the other register. This way, when we press the read button, the register will update to the value of the LED array.

# 2.0.4 Functional Block Diagrams




Figure 6: Functional Block Diagram

This follows the logic of the entire circuit. The input is split into two 4-bit chunks, which are then written to the RAM chip. The RAM chip is then read and displayed on the LED array through storage on the registers.

# 2.0.5 Logic Diagrams




Figure 7: Entire Circuit




Figure 8: Read and Write FSM Circuits




Figure 9: Muxes and Inputs




Figure 11: Registers and Outputs

# 3 Implementation

# 3.0.1 TTL-CMOS Interfacing

# 3.0.2 Components

The circuit was implemented using the following components:

• 74LS161 4-bit counter

- $\bullet$  74LS32 Quad OR gate
- $\bullet$  74LS86 Quad XOR gate
- $\bullet$  74LS00 Quad NAND gate
- $\bullet$  74LS08 Quad AND gate
- 74LS04 Hex inverter
- $\bullet~74\mathrm{LS}139$  Dual 2-to-4 decoder
- 74

•