```
-- File : siso_gen_calc_arch.vhd
-- Description : "calculator" architecture for SISO
-- Author : Sabih Gerez, University of Twente
-- Creation date: September 11, 2018
-- $Rev: 1$
-- $Author: gerezsh$
-- $Date: Sat Sep 17 16:32:33 CEST 2022$
-- this architecture needs arithmetic functions
library ieee;
use ieee.numeric_std.all;
architecture calc own of siso gen is
 -- state for ALU
 -- two "read opcode (opc)" states, the first does not raise "ready"
 type state is (read_opc_init, read_opc_ready1, read_opc_ready2,
                read left1, read left2, read right);
 signal cur state: state;
 signal nxt_state: state;
 -- internal registers for left and right ALU input and ALU
 -- output, all having the same width
 signal left_in_add_reg: signed(word_length-1 downto 0);
 signal right in add reg: signed(word length-1 downto 0);
 signal left in mul req: signed(word length-1 downto 0);
 signal right_in_mul_req: signed(word_length-1 downto 0);
 signal result_reg: signed(2*word_length-1 downto 0);
 -- at most 16 different operations are supported by this ALU
 signal opcode_req: std_logic_vector(3 downto 0);
  -- and their next values
 signal left_in_add_nxt: signed(word_length-1 downto 0);
 signal right_in_add_nxt: signed(word_length-1 downto 0);
 signal left in mul nxt: signed(word length-1 downto 0);
 signal right_in_mul_nxt: signed(word_length-1 downto 0);
 signal result_nxt: signed(2*word_length-1 downto 0);
 signal opcode_nxt: std_logic_vector(3 downto 0);
 -- output of adder
 signal adder_out: signed(word_length-1 downto 0);
 -- output of multiplier
 signal mult out: signed(2*word length-1 downto 0);
 -- next value for ready
 signal ready nxt: std logic;
  -- the next process is sequential and only sensitive to clk and reset
 seg: process(clk, reset)
 begin
   if (reset = '1')
     left in add reg <= (others => '0');
     right_in_add_reg <= (others => '0');
     left_in_mul_reg <= (others => '0');
```

```
right_in_mul_reg <= (others => '0');
     opcode reg <= (others => '0');
     result reg <= (others => '0');
     ready
                 <= '0';
     cur state <= read opc init;
   elsif rising_edge(clk)
     left in add reg <= left in add nxt;
     right_in_add_reg <= right_in_add_nxt;
     left_in_mul_reg <= left_in_mul_nxt;</pre>
     right in mul reg <= right in mul nxt;
     opcode_reg <= opcode_nxt;
     result_reg <= result_nxt;
     ready
                 <= ready nxt;
     cur_state <= nxt_state;</pre>
   end if:
 end process seq;
 -- combinational next-value process
 nxt: process (data in, cur state, left in add reg, right in add reg, left in mul reg, right
_in_mul_reg,
              opcode reg, adder out, mult out)
 begin
   case cur_state is
     when read_opc_init =>
       nxt state <= read left1;</pre>
       left in add nxt <= left in add reg;
       right_in_add_nxt <= right_in_add_reg;
 left in mul nxt <= left in mul reg;
       right in mul nxt <= right in mul reg;
       opcode nxt <= data in(3 downto 0);
       result_nxt <= result_reg;
       ready_nxt <= '0':
     when read_left1 =>
       nxt state <= read right;</pre>
 case opcode_reg is
         when "0000" => -- the null result
           left_in_add_nxt <= left_in_add_reg;</pre>
           right in add nxt <= right in add reg;
     left_in_mul_nxt <= left_in_mul_reg;</pre>
           right_in_mul_nxt <= right_in_mul_reg;
         when "0001" => -- addition
           left_in_add_nxt <= signed(data_in);</pre>
           right_in_add_nxt <= right_in_add_reg;
     left_in_mul_nxt <= left_in_mul_reg;</pre>
           right_in_mul_nxt <= right_in_mul_reg;
         when "0010" => -- multiplication
           left in add nxt <= left in add reg;
           right_in_add_nxt <= right_in_add_reg;
     left in mul nxt <= signed(data in);</pre>
           right in mul nxt <= right in mul reg;
         when others => -- non-implemented codes behave like null command
           left in add nxt <= left in add reg;
           right in add nxt <= right in add reg;
     left in mul nxt <= left in mul reg;
           right_in_mul_nxt <= right_in_mul_reg;
       end case;
       opcode_nxt <= opcode_reg;
       result_nxt <= result_reg;
       ready_nxt <= '0';
     -- read_left2 is identical to read_left1 except for ready_nxt
```

```
when read left2 =>
      nxt state <= read right;</pre>
case opcode_reg is
        when "0000" => -- the null result
          left in add nxt <= left in add reg;
          right_in_add_nxt <= right_in_add_reg;
    left_in_mul_nxt <= left_in_mul_reg;</pre>
          right_in_mul_nxt <= right_in_mul_reg;
        when "0001" => -- addition
          left_in_add_nxt <= signed(data_in);</pre>
          right in add nxt <= right in add reg;
    left_in_mul_nxt <= left_in_mul_reg;</pre>
          right_in_mul_nxt <= right_in_mul_reg;
        when "0010" => -- multiplication
          left_in_add_nxt <= left_in_add_reg;</pre>
          right_in_add_nxt <= right_in_add_reg;
    left in mul nxt <= signed(data in);</pre>
          right_in_mul_nxt <= right_in_mul_reg;
        when others => -- non-implemented codes behave like null command
          left in add nxt <= left in add reg;
          right_in_add_nxt <= right_in_add_reg;
    left in mul nxt <= left in mul reg;
          right in mul nxt <= right in mul reg;
      end case;
      opcode nxt <= opcode reg;
      result nxt <= result reg;
      readv nxt <= '1';
    when read_right =>
      -- multiplication needs two cycles to output result
case opcode_reg is
        when "0000" => -- the null result
         nxt_state <= read_opc_ready1;</pre>
          left_in_add_nxt <= left_in_add_reg;</pre>
          right_in_add_nxt <= right_in_add_reg;
    left_in_mul_nxt <= left_in_mul_reg;</pre>
          right_in_mul_nxt <= right_in_mul_reg;
        when "0001" => -- addition
         nxt_state <= read_opc_ready1;</pre>
          left in add nxt <= left in add reg;
          right_in_add_nxt <= signed(data_in);
    left_in_mul_nxt <= left_in_mul_reg;</pre>
          right_in_mul_nxt <= right_in_mul_reg;
        when "0010" => -- multiplication
    nxt_state <= read_opc_ready2;</pre>
          left_in_add_nxt <= left_in_add_reg;</pre>
          right_in_add_nxt <= right_in_add_reg;
    left_in_mul_nxt <= left_in_mul_reg;</pre>
          right in mul nxt <= signed(data in);
          result_nxt <= mult_out;
        when others => -- non-implemented codes behave like null command
         nxt state <= read opc ready1;</pre>
          left_in_add_nxt <= left_in_add_reg;</pre>
          right_in_add_nxt <= right_in_add_reg;
    left_in_mul_nxt <= left_in_mul_reg;</pre>
          right_in_mul_nxt <= right_in_mul_reg;
      end case;
      opcode nxt <= opcode reg;
      result_nxt <= result_reg;
      ready_nxt <= '0';</pre>
    when read_opc_ready1 | read_opc_ready2 =>
      -- multiplication needs two cycles to output result
```

```
if (cur_state = read_opc_ready2)
       then
          nxt state <= read left2;
       else.
          nxt state <= read left1:
       end if;
           left_in_add_nxt <= left_in_add_reg;</pre>
           right_in_add_nxt <= right_in_add_reg;
     left_in_mul_nxt <= left_in_mul_reg;</pre>
           right_in_mul_nxt <= right_in_mul_reg;
       case opcode reg is
         when "0000" => -- the null result
           result_nxt <= (others => '0');
         when "0001" => -- addition
          result_nxt(word_length - 1 downto 0)
                                                             <= adder_out;
           result_nxt(2*word_length - 1 downto word_length) <= (others => '0');
         when "0010" => -- multiplication
           result_nxt <= mult_out;
         when others => -- non-implemented codes behave like null command
           result nxt <= (others => '0');
       end case:
       opcode nxt <= data in(3 downto 0);
                   <= '1';
       ready nxt
   end case:
 end process nxt;
  -- adder, wrap around in case of overflow, so discard carry
 adder_out <= left_in_add_reg + right_in_add_reg;</pre>
  -- multiplier
 mult_out <= left_in_mul_reg * right_in_mul_reg;</pre>
 -- output register is lowest half of result_reg, except when second
  -- part of multiplication result needs to be output
 data_out <= std_logic_vector(result_reg(2*word_length - 1 downto word_length))</pre>
                when cur_state = read_left2
             else std_logic_vector(result_reg(word_length - 1 downto 0));
 -- this block should receive data in every clock cycle
 req <= '1';
end calc_own;
```