cmp_add_ctrl_gcd_arch_own.vhd

```
architecture my_gcd of cmp_add_ctrl is
  -- enumeration type for states: "state"
 type state is (start,
                 read1, read2, load_1, load_r,
                 finished
                 store_load_0, store_load_1,
                 load add 1 0);
 signal current_state, next_state: state;
begin
  seq: process(clk, reset)
 begin
   if reset = '1'
      current state <= start;
      req <= '1';
      readv <= '0';
    elsif rising edge(clk)
      current_state <= next_state;
      -- request for second operand of GCD while storing first in
      -- memory; request for first operand when finished with previous
      if (next_state = read1) or (next_state = finished)
       req <= '1';
      else
       req <= '0';
      end if;
      if next state = finished
       ready <= '1';
      else
       ready <= '0':
      end if;
    end if;
  end process seq;
  new_state: process(current_state, equal, greater)
    case current state is
      when start => next_state <= read1;</pre>
      when read1 => next state <= read2;</pre>
      when read2 => next state <= load 1;
      when load 1 => next state <= load r;
      when load r =>
       if equal = '1'
         next state <= finished;</pre>
        elsif greater = '1'
          next state <= store load 0;
          next state <= load add 1 0;
        end if;
      when finished => next_state <= read1;</pre>
      when store load 0 =>
       if equal = '1'
          next_state <= finished;</pre>
```

```
elsif greater = '1'
       next state <= store load 0:
       next state <= load add 1 0;
      end if:
    when load_add_l_0 => next_state <= store_load_1;</pre>
    when store load 1 =>
      if equal = '1'
       next_state <= finished;</pre>
      elsif greater = '1'
       next state <= store load 0;
       next_state <= load_add_1_0;
  end case:
end process new_state;
outputs: process (next_state)
begin
 case next state is
      -- no meaningful activity in data path; all signals don't care
      add 1 sel <= '-'; add 1 en <= '-'; add r sel <= '-'; add r en <= '-';
      cmp_l_sel <= '-'; cmp_l_en <= '-'; cmp_r_sel <= '-'; cmp_r_en <= '-';
      rd addr <= "--"; wr addr <= "--"; wr sel en <= "--";
    when read1 =>
      -- copy from data_in to memory address 0;
      -- read addr is set to 00 because current state may be "finished"
      -- and ready may therefore be high
      add_l_sel <= '-'; add_l_en <= '-'; add_r_sel <= '-'; add_r_en <= '-';
      sub <= '-';
      cmp_l_sel <= '-'; cmp_l_en <= '-'; cmp_r_sel <= '-'; cmp_r_en <= '-';</pre>
      rd_addr <= "00"; wr_addr <= "00"; wr_sel_en <= "11";
    when read2 =>
      -- copy from data in to memory address 1; rest is don't care
      add_l_sel <= '-'; add_l_en <= '-'; add_r_sel <= '-'; add_r_en <= '-';
      sub <= '-';
      cmp l sel <= '-'; cmp l en <= '-'; cmp r sel <= '-'; cmp r en <= '-';
      rd_addr <= "--"; wr_addr <= "01"; wr_sel_en <= "11";
    when load 1 =>
      -- copy from memory address 0 to cmp_1 register
      add_l_sel <= '0'; add_l_en <= '1'; add_r_sel <= '-'; add_r_en <= '-';
      cmp 1 sel <= '0'; cmp 1 en <= '1'; cmp r sel <= '-'; cmp r en <= '-';
      rd_addr <= "00"; wr_addr <= "--"; wr_sel_en <= "00";
    when load r =>
      -- copy from memory address 1 to cmp r register
      add_l_sel <= '-'; add_l_en <= '0'; add_r_sel <= '0'; add_r_en <= '1';
      cmp_l_sel <= '-'; cmp_l_en <= '0'; cmp_r_sel <= '0'; cmp_r_en <= '1';</pre>
      rd addr <= "01"; wr addr <= "--"; wr sel en <= "00";
    when finished =>
      -- next state is "finished"; "ready" is not yet high;
      -- read address is don't care
      add 1 sel <= '-'; add 1 en <= '-'; add r sel <= '-'; add r en <= '-';
      sub <= '-':
      cmp_l_sel <= '-'; cmp_l_en <= '-'; cmp_r_sel <= '-'; cmp_r_en <= '-';
```

```
rd_addr <= "--"; wr_addr <= "--"; wr_sel_en <= "00";
     when store load 0 =>
       -- subtract and copy result of subtraction to memory address 0
       add_l_sel <= '1'; add_l_en <= '1'; add_r_sel <= '-'; add_r_en <= '0';
       sub <= '1';
       cmp_l_sel <= '1'; cmp_l_en <= '1'; cmp_r_sel <= '-'; cmp_r_en <= '0';
       rd_addr <= "--"; wr_addr <= "00"; wr_sel_en <= "01";
     when load_add_l_0 =>
       -- copy from memory address 1 to add_1
       add_l_sel <= '0'; add_l_en <= '1'; add_r_sel <= '1'; add_r_en <= '1';
       sub <= '1';
       cmp_l_sel <= '-'; cmp_l_en <= '-'; cmp_r_sel <= '-'; cmp_r_en <= '-';</pre>
       rd_addr <= "10"; wr_addr <= "--"; wr_sel_en <= "00";
      when store_load_1 =>
       -- subtract and copy result of subtraction to memory address 1
       add_l_sel <= '0'; add_l_en <= '1'; add_r_sel <= '1'; add_r_en <= '1';
       sub <= '1';
       cmp_l_sel <= '0'; cmp_l_en <= '1'; cmp_r_sel <= '1'; cmp_r_en <= '1';</pre>
       rd_addr <= "00"; wr_addr <= "01"; wr_sel_en <= "01";
 end process outputs;
end my_gcd;
```