```
architecture tester own of tvc siso gen is
  type state is (opc, send_left, send_right);
  signal cur_state: state;
 signal next state: state;
  signal clk_i, rst_i: std_logic;
  file in_file: text open Read_mode is in_file_name;
 file out_file: text open Write_mode is out_file_name;
begin
 clk <= clk i;
 reset <= rst i;
  clock: process
 begin
    clk i <= '1';
    wait for half_clock_period;
    clk i <= '0';
    wait for half clock period;
  end process clock;
  new state: process(cur state)
 begin
    case cur state is
      when opc => next state <= send left;
      when send left => next state <= send right;</pre>
      when send_right => next_state <= opc;</pre>
    end case;
  end process new state;
  send_input: process(clk_i)
    variable first: boolean := true;
    variable opcode_i, oper1_i, oper2_i: integer;
    variable opcode, last_opcode, operand1, operand2, expected_output, out1: signed(word_len
gth-1 downto 0);
    variable expected_mult: signed(2*word_length -1 downto 0);
    variable inline, outline: line;
    variable good: boolean;
    variable line_count: integer := 1;
    procedure check_read(good: in boolean; s_name: in string; lc: in integer) is
         report "Input error while reading signal " & s_name &
                " at line nr. " & integer'image(line count)
           severity failure:
    end check read;
  begin
    if falling edge(clk i)
      -- handle reset; reset signal is high during first clock cycle only
      if first
       first := false:
       rst i <= '1';
  cur_state <= opc;
```

```
cur state <= next state;
        rst i <= '0';
  case cur state is
          when opc =>
     assert not endfile(in file)
            report "OK! Simulation stopped at end of input file."
            severity failure;
    readline (in_file, inline);
   last_opcode := opcode;
   read(inline, opcode i, good);
   opcode := to_signed(opcode_i, word_length);
   check_read(good, "opcode", line_count);
    data in <= std logic vector(opcode);
  when send_left =>
   read(inline, oper1_i, good);
   operand1 := to signed(oper1 i, word length);
   check_read(good, "operand1", line_count);
   data_in <= std_logic_vector(operand1);</pre>
          if (ready = '1')
   then
           out1 := signed(data out);
           if (last opcode = 2)
     then
        assert std_match(out1, expected_mult(2*word_length - 1 downto word_length))
              report "Output error for multiplication bits 15-8 " &
               "; expected: " & to_string(expected_mult(2*word_length - 1 downto word_length
3 ((
               "; read: " & to string(out1)
              severity note;
      elsif (last_opcode = 1)
        assert std_match(out1, expected_output)
             report "Output error for addition " &
               "; expected: " & to_string(expected_output) &
               "; read: " & to_string(out1)
              severity note;
        assert std match(out1, expected output)
              report "Output error for null operation " &
               "; expected: " & to_string(expected_output) &
               "; read: " & to_string(out1)
               severity note;
      end if;
          end if:
  when send_right =>
    read(inline, oper2 i, good);
          operand2 := to_signed(oper2_i, word_length);
   check read(good, "operand2", line count);
          write(outline, operand2); write (outline, ' ');
          data_in <= std_logic_vector(operand2);</pre>
          if (ready = '1')
   then
            out1 := signed(data out);
            if (last_opcode = 2)
        assert std_match(out1, expected_mult(word_length-1 downto 0))
              report "Output error for multiplication bits 7-0 " &
               "; expected: " & to_string(expected_mult(word_length-1 downto 0)) &
               "; read: " & to_string(out1)
```

Page 2/2

02 Oct 2023 16:53 tvc_siso_gen_tester_arch_own.vhd

```
severity note;
      end if;
        end if;
 if(opcode = 1)
 then
    expected_output := operand1 + operand2;
 elsif(opcode = 2)
 then
    expected_mult := operand1 * operand2;
    expected_output := (others => '0');
        line_count := line_count + 1;
end case;
      end if; -- first
   end if; -- falling_edge(clk_i)
 end process send_input;
end tester_own;
```