siso8 add4pipe arch.vhd

_add4pipe_arch.vhd Page 1/1

```
-- File: siso8 add2block arch.vhd
-- Description: Architecture for siso8, adding last four input
-- Author: Zen and Ze
-- Creation date: September 4, 2023
library ieee;
use ieee.numeric_std.all;
architecture add4pipe of siso8 is
 -- registers
 signal num1, num2, num3, num4: unsigned(7 downto 0);
 signal num1_next, num2_next, num3_next, num4_next, sum: unsigned(7 downto 0);
 signal time_counter: integer;
  -- the next process is sequential and only sensitive to clk and reset
 seq: process(clk, reset)
 begin
    if (reset = '1')
    then
      num1 <= (others => '0');
      num2 <= (others => '0');
      num3 <= (others => '0');
      num4 <= (others => '0');
      ready <= '0';
      time_counter <= 0;
    elsif rising_edge(clk)
    then
      if (time_counter < 3)</pre>
      then
        time_counter <= time_counter + 1;</pre>
      else
       ready <= '1';
      end if;
      num1 <= unsigned(data_in);</pre>
      num2 <= num2_next;</pre>
      num3 <= num3_next;</pre>
      num4 <= num4_next;</pre>
    end if;
  end process seq;
  -- combinational process
  next_val: process(num1) -- adding num2, num3 and num4 to the sensitivity list is redundant
      sum <= num1 + num2 + num3 + num4;
      num2_next <= num1;</pre>
      num3 next <= num2;
      num4_next <= num3;</pre>
  end process next val;
 data_out <= std_logic_vector(sum);</pre>
 req <= '1';
end add4pipe;
```

06 Sep 2023 01:14