Copyright (c) 1994-2000 by Todd M. Austin. All Rights Reserved. This version of SimpleScalar is licensed for academic non-commercial use only. warning: section `.comment' ignored... sim: command line: sim-outorder -cache:dl2 ul2:512:128:4:1 -mem:lat 60 4 tests/bin/test-math sim: simulation started @ Mon Nov 14 18:00:38 2005, options follow: sim-outorder: This simulator implements a very detailed out-of-order issue superscalar processor with a two-level memory system and speculative execution support. This simulator is a performance simulator, tracking the latency of all pipeline operations. # -config # load configuration from a file # -dumpconfig # dump configuration to a file # -h false # print help message # -v false # verbose operation # -d false # enable debug message false # start in Dlite debugger # -i 1 # random number generator seed (0 for timer seed) -seed false # initialize and terminate immediately # -q # -chkpt <null> # restore EIO trace execution from <fname> # -redir:sim <null> # redirect simulator output to file (noninteractive only) # -redir:prog <null> # redirect simulated program output to file -nice 0 # simulator scheduling priority -max:inst 0 # maximum number of inst's to execute 0 # number of insts skipped before timing starts -fastfwd <null> # generate pipetrace, i.e., <fname|stdout|stderr> # -ptrace <range> -fetch:ifqsize 4 # instruction fetch queue size (in insts) -fetch:mplat 3 # extra branch mis-prediction latency -fetch:speed 1 # speed of front-end of machine relative to execution core -bpred bimod # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb} 2048 # bimodal predictor config () -bpred:bimod -bpred:2lev 1 1024 8 0 # 2-level predictor config (<l1size> <l2size> <hist size> <xor>) -bpred:comb 1024 # combining predictor config (<meta_table_size>) -bpred:ras 8 # return address stack size (0 for no return stack) 512 4 # BTB config (<num sets> <associativity>) -bpred:btb # -bpred:spec_update <null> # speculative predictors update in {ID|WB} (default non-spec) -decode:width 4 # instruction decode B/W (insts/cycle) -issue:width 4 # instruction issue B/W (insts/cycle) false # run pipeline with in-order issue -issue:inorder -issue:wrongpath true # issue instructions down wrong execution paths -commit:width 4 # instruction commit B/W (insts/cycle) 16 # register update unit (RUU) size -ruu:size -lsq:size 8 # load/store queue (LSQ) size -cache:dl1 dl1:128:32:4:1 # l1 data cache config, i.e., {<config>|none} -cache:dlllat 1 # 11 data cache hit latency (in cycles) -cache:dl2

6 # 12 data cache hit latency (in cycles)

-cache:dl2lat

sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of November, 2000.

```
-cache:il1
                 il1:512:32:1:1 # 11 inst cache config, i.e.,
{<config>|dl1|dl2|none}
-cache:illlat
                            1 # 11 instruction cache hit latency (in cycles)
                          dl2 # 12 instruction cache config, i.e.,
-cache:il2
{<confiq>|dl2|none}
-cache:il2lat
                            6 # 12 instruction cache hit latency (in cycles)
-cache:flush
                        false # flush caches on system calls
-cache:icompress
                        false # convert 64-bit inst addresses to 32-bit inst
equivalents
-mem:lat
                 60 4 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width
                            8 # memory access bus width (in bytes)
-tlb:itlb
                 itlb:16:4096:4:1 # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb
                 dtlb:32:4096:4:1 # data TLB config, i.e., {<config>|none}
-tlb:lat
                           30 # inst/data TLB miss latency (in cycles)
-res:ialu
                            4 # total number of integer ALU's available
-res:imult
                            1 # total number of integer multiplier/dividers
available
-res:memport
                            2 # total number of memory system ports available
(to CPU)
-res:fpalu
                            4 # total number of floating point ALU's available
-res:fpmult
                            1 # total number of floating point
multiplier/dividers available
                       <null> # profile stat(s) against text addr's (mult uses
# -pcstat
ok)
                        false # operate in backward-compatible bugs mode (for
-bugcompat
testing only)
  Pipetrace range arguments are formatted as follows:
    \{\{@|\#\} < start > \} : \{\{@|\#|+\} < end > \}
  Both ends of the range are optional, if neither are specified, the entire
  execution is traced. Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range. All other range values represent an instruction count range.
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100. Program symbols may
```

be used in all contexts.

```
-ptrace BAR.trc @2000:
              -ptrace BLAH.trc :1500
              -ptrace UXXE.trc :
              -ptrace FOOBAR.trc @main:+278
Branch predictor configuration examples for 2-level predictor:
  Configurations: N, M, W, X
       # entries in first level (# of shift register(s))
       width of shift register(s)
       # entries in 2nd level (# of counters, or other FSM)
       (yes-1/no-0) xor history and address for 2nd level index
  Sample predictors:
           : 1, W, 2^W, 0
   GAq
           : 1, W, M (M > 2^{M}), 0
    PAq
           : N, W, 2^W, 0
           : N, W, M (M == 2^{(N+W)}), 0
   gshare : 1, W, 2^W, 1
```

-ptrace FOO.trc #0:#1000

Examples:

Predictor `comb' combines a bimodal and a 2-level predictor. The cache config parameter <config> has the following format: <name>:<nsets>:<bsize>:<assoc>:<repl> <name> - name of the cache being defined <nsets> - number of sets in the cache
bsize> - block size of the cache <assoc> - associativity of the cache <repl> - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random Examples: -cache:dl1 dl1:4096:32:1:1 -dtlb dtlb:128:4096:32:r Cache levels can be unified by pointing a level of the instruction cache hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache configuration arguments. Most sensible combinations are supported, e.g., A unified 12 cache (il2 is pointed at dl2): -cache:il1 il1:128:64:1:1 -cache:il2 dl2 -cache:dl1 dl1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1 Or, a fully unified cache hierarchy (ill pointed at dll): -cache:il1 dl1 -cache:dl1 ul1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1

sim: ** starting performance simulation **
pow(12.0, 2.0) == 144.000000
pow(10.0, 3.0) == 1000.000000
pow(10.0, -3.0) == 0.001000

x: 123.000000
str: 123.456
x: 123.456000
str: 123.456
x: 123.456000
123.456 123.456000 123 1000
sinh(2.0) = 3.62686
sinh(3.0) = 10.0179
h=3.60555

str: 123.456

atan2(3,2) = 0.982794 pow(3.60555,4.0) = 169 169 / exp(0.982794 * 5) = 1.24102 3.93117 + 5*log(3.60555) = 10.3435 cos(10.3435) = -0.606798, sin(10.3435) = -0.794856

x 0.5x x0.5 x x 0.5x

warning: partially supported sigprocmask() call...

```
sim: ** simulation statistics **
```

-1e-17 == -1e-17 Worked!

sim_num_insn 46391 # total number of instructions committed sim_num_refs 12815 # total number of loads and stores committed

```
7949 # total number of loads committed
sim_num_loads
                         4866.0000 # total number of stores committed
sim_num_stores
                              6768 # total number of branches committed
sim_num_branches
                                 1 # total simulation time in seconds
sim_elapsed_time
                        46391.0000 # simulation speed (in insts/sec)
sim inst rate
sim total insn
                             51740 # total number of instructions executed
sim_total_refs
                             14059 # total number of loads and stores executed
                              8872 # total number of loads executed
sim_total_loads
                        5187.0000 # total number of stores executed
sim_total_stores
sim_total_branches
                              7530 # total number of branches executed
sim_cycle
                             75907 # total simulation time in cycles
sim_IPC
                            0.6112 # instructions per cycle
sim_CPI
                            1.6362 # cycles per instruction
sim_exec_BW
                            0.6816 # total instructions (mis-spec + committed)
per cycle
sim_IPB
                           6.8545 # instruction per branch
IFQ count
                            92227 # cumulative IFQ occupancy
IFQ_fcount
                            20675 # cumulative IFQ full count
ifq_occupancy
                           1.2150 # avg IFQ occupancy (insn's)
ifq_rate
                           0.6816 # avg IFQ dispatch rate (insn/cycle)
                           1.7825 # avg IFQ occupant latency (cycle's)
ifq_latency
ifq_full
                           0.2724 # fraction of time (cycle's) IFQ was full
RUU_count
                           381279 # cumulative RUU occupancy
RUU_fcount
                            12033 # cumulative RUU full count
ruu_occupancy
                           5.0230 # avg RUU occupancy (insn's)
                           0.6816 # avg RUU dispatch rate (insn/cycle)
ruu rate
                           7.3691 # avg RUU occupant latency (cycle's)
ruu latency
                           0.1585 # fraction of time (cycle's) RUU was full
ruu full
LSQ_count
                           111657 # cumulative LSQ occupancy
                              2095 # cumulative LSQ full count
LSQ_fcount
                          1.4710 # avg LSQ occupancy (insn's)
lsq_occupancy
lsq_rate
                           0.6816 # avg LSQ dispatch rate (insn/cycle)
                           2.1580 # avg LSQ occupant latency (cycle's)
lsq_latency
lsq_full
                           0.0276 # fraction of time (cycle's) LSQ was full
                           515159 # total number of slip cycles
sim_slip
                          11.1047 # the average slip between issue and
avg_sim_slip
retirement
bpred bimod.lookups
                             7795 # total number of bpred lookups
bpred_bimod.updates
                            6768 # total number of updates
bpred_bimod.addr_hits
                            5498 # total number of address-predicted hits
bpred bimod.dir hits
                             5879 # total number of direction-predicted hits
(includes addr-hits)
bpred_bimod.misses
                              889 # total number of misses
bpred bimod.jr hits
                               646 # total number of address-predicted hits for
JR's
bpred_bimod.jr_seen
                               738 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP
                                        78 # total number of address-predicted
hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP
                                       120 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate 0.8124 # branch address-prediction rate (i.e.,
addr-hits/updates)
bpred_bimod.bpred_dir_rate 0.8686 # branch direction-prediction rate (i.e.,
all-hits/updates)
bpred bimod.bpred jr rate 0.8753 # JR address-prediction rate (i.e., JR addr-
hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP      0.6500 # non-RAS JR addr-pred rate (ie,
non-RAS JR hits/JRs seen)
```

```
685 # total number of address pushed onto
bpred_bimod.retstack_pushes
ret-addr stack
bpred_bimod.retstack_pops
                                684 # total number of address popped off of
ret-addr stack
bpred bimod.used ras.PP
                                 618 # total number of RAS predictions used
bpred bimod.ras hits.PP
                                 568 # total number of RAS hits
bpred bimod.ras rate.PP
                           0.9191 # RAS prediction rate (i.e., RAS hits/used RAS)
ill.accesses
                              55838 # total number of accesses
ill.hits
                              53323 # total number of hits
il1.misses
                               2515 # total number of misses
ill.replacements
                               2077 # total number of replacements
ill.writebacks
                                  0 # total number of writebacks
ill.invalidations
                                  0 # total number of invalidations
ill.miss rate
                             0.0450 # miss rate (i.e., misses/ref)
ill.repl_rate
                             0.0372 # replacement rate (i.e., repls/ref)
                             0.0000 # writeback rate (i.e., wrbks/ref)
il1.wb_rate
ill.inv rate
                             0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses
                              12893 # total number of accesses
dl1.hits
                              12511 # total number of hits
dl1.misses
                                382 # total number of misses
                                 25 # total number of replacements
dl1.replacements
                                 14 # total number of writebacks
dl1.writebacks
                                  0 # total number of invalidations
dll.invalidations
dl1.miss_rate
                             0.0296 # miss rate (i.e., misses/ref)
                             0.0019 # replacement rate (i.e., repls/ref)
dl1.repl_rate
dl1.wb rate
                             0.0011 # writeback rate (i.e., wrbks/ref)
dl1.inv rate
                             0.0000 # invalidation rate (i.e., invs/ref)
                               2911 # total number of accesses
ul2.accesses
ul2.hits
                               2456 # total number of hits
                                455 # total number of misses
ul2.misses
                                  0 # total number of replacements
ul2.replacements
ul2.writebacks
                                  0 # total number of writebacks
                                  0 # total number of invalidations
ul2.invalidations
ul2.miss_rate
                             0.1563 # miss rate (i.e., misses/ref)
ul2.repl_rate
                             0.0000 # replacement rate (i.e., repls/ref)
                             0.0000 # writeback rate (i.e., wrbks/ref)
ul2.wb_rate
                             0.0000 # invalidation rate (i.e., invs/ref)
ul2.inv rate
                              55838 # total number of accesses
itlb.accesses
                              55814 # total number of hits
itlb.hits
                                 24 # total number of misses
itlb.misses
itlb.replacements
                                  0 # total number of replacements
itlb.writebacks
                                  0 # total number of writebacks
                                  0 # total number of invalidations
itlb.invalidations
                             0.0004 # miss rate (i.e., misses/ref)
itlb.miss rate
itlb.repl_rate
                             0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate
                             0.0000 # writeback rate (i.e., wrbks/ref)
                             0.0000 # invalidation rate (i.e., invs/ref)
itlb.inv rate
                              13117 # total number of accesses
dtlb.accesses
dtlb.hits
                              13095 # total number of hits
                                 22 # total number of misses
dtlb.misses
dtlb.replacements
                                  0 # total number of replacements
                                  0 # total number of writebacks
dtlb.writebacks
                                  0 # total number of invalidations
dtlb.invalidations
dtlb.miss rate
                             0.0017 # miss rate (i.e., misses/ref)
dtlb.repl rate
                             0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate
                             0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate
                             0.0000 # invalidation rate (i.e., invs/ref)
```

sim_invalid_addrs	0	#	total non-speculative bogus addresses seen
(debug var)			
ld_text_base	0x0120000000	#	program text (code) segment base
ld_text_size	188416	#	program text (code) size in bytes
ld_data_base	0×0140000000	#	program initialized data segment base
ld_data_size	41984	#	<pre>program init'ed `.data' and uninit'ed</pre>
`.bss' size in bytes			
ld_stack_base	0x011ff9b000	#	program stack segment base (highest
address in stack)			
ld_stack_size	16384	#	program initial stack size
ld_prog_entry	0x012000f750	#	program entry point (initial PC)
ld_environ_base	0x011ff97000	#	program environment base address address
ld_target_big_endian	0	#	target executable endian-ness, non-zero if
big endian			
mem.page_count	28	#	total number of pages allocated
mem.page_mem	224k	#	total size of memory pages allocated
mem.ptab_misses	78	#	total first level page table misses
mem.ptab_accesses	689922	#	total page table accesses
mem.ptab_miss_rate	0.0001	#	first level page table miss rate