١

		ISC-V	,	_ •		M Multiplu Estado		STRUCTION	SEI				
			Reference 1	Data		M Multiply Extens		NAME		DESCRIP	TION (in Varilaa	
RV32I BA	SE INTE	GER INSTRUCTIONS, in a	lphabetical order		mul	MONIC		MULtiply		R[rd] = (R[rs			,
MNEMO	NIC FMT	NAME	DESCRIPTION (in Verilog)	NOTE	mulh		R	MULtiply High		R[rd] = (R[rs			
add	R	ADD	R[rd] = R[rs1] + R[rs2]		mulhs	su	R	MULtiply High U		R[rd] = (R[rs]			
addi	I	ADD Immediate	R[rd] = R[rs1] + imm		mulhu		R	MULtiply upper H		R[rd] = (R[rs]			
and	R	AND	R[rd] = R[rs1] & R[rs2]				-	Unsigned					
andi	I	AND Immediate	R[rd] = R[rs1] & imm		div		R	DIVide		R[rd] = (R[rs			
auipc	U	Add Upper Immediate to PC			divu		R	DIVide Unsigned REMainder		R[rd] = (R[rs]			
beq	SB	Branch EQual	if(R[rs1]==R[rs2)		rem remu		R R	REMainder Unsign		R[rd] = (R[rs] R[rd] = (R[rs]			
bge	cp	Branch Greater than or Equal	PC=PC+{imm,1b'0}			E J DV//D El	•••			Klin) – (Klis	81] 70 K[E	82])	
bye	SD	Branch Greater than or Equal	PC=PC+{imm,1b'0}		fld, f	F and RV64D Float		Load (Word)		F[rd] = M[R]	[re1]+imr	nl	
bgeu	SB	Branch ≥ Unsigned	if(R[rs1]>=R[rs2)	2)	fsd, f		I S	Store (Word)		M[R[rs1]+in			
•	0.0	Dianen _ Choighta	PC=PC+{imm,1b'0}	-/		s,fadd.d	R	ADD		F[rd] = F[rs1			
blt	SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td></td><td></td><td>s,fsub.d</td><td>R</td><td>SUBtract</td><td></td><td>F[rd] = F[rs1</td><td></td><td></td><td></td></r[rs2)>			s,fsub.d	R	SUBtract		F[rd] = F[rs1			
bltu	SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td><td></td><td>s,fmul.d</td><td>R</td><td>MULtiply</td><td></td><td>F[rd] = F[rs1</td><td></td><td></td><td></td></r[rs2)>	2)		s,fmul.d	R	MULtiply		F[rd] = F[rs1			
bne	SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}	+		s,fdiv.d	R	DIVide		F[rd] = F[rs1			
csrrc	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim R[rs1]$.s,fsqrt.d	R	SQuare RooT		F[rd] = sqrt(I			
csrrci	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim imm$			l.s,fmadd.d	R	Multiply-ADD		F[rd] = F[rs1		+ F[rs3]	
		Imm				.s,fmsub.d	R	Multiply-SUBtract		F[rd] = F[rs1			
csrrs	I	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR \mid R[rs1]$		fmnsu	b.s,fmnsub.d	R	Negative Multiply-		F[rd] = -(F[r			
csrrsi	I	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR \mid imm$		fmnad	ld.s,fmnadd.d	R	Negative Multiply-		F[rd] = -(F[r			
		Imm	Dr. II. COD COD Dr. II		fsqnj	.s,fsgnj.d	R	SiGN source		F[rd] = { F[rs	s2]<63>,l	F[rs1]<62:0>	}
csrrw	I	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]			n.s,fsgnjn.d	R	Negative SiGN sou		F[rd] = { (~F			
CSTTW1	1	Cont./Stat.Reg Read&Write Imm	R[rd] = CSR; CSR = imm			x.s,fsgnjx.d	R	Xor SiGN source		F[rd] = {F[rs			
ebreak	I	Environment BREAK	Transfer control to debugger			s,fmin.d	R	MINimum		F[rs1] < 62:0 > F[rd] = (F[rs])	>}		
ecall	I	Environment CALL	Transfer control to operating system			s,fmax.d	•	MAXimum		F[rs2]			
fence.i	I I	Synch thread Synch Instr & Data	Synchronizes threads Synchronizes writes to instruction				R			F[rd] = (F[rs F[rs2]			
		Sylicii ilisti & Data	stream			,feq.d	R	Compare Float EQ		R[rd] = (F[rs			
jal	UJ	Jump & Link	$R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$,flt.d	R	Compare Float Les		R[rd] = (F[rs			
jalr	I	Jump & Link Register	R[rd] = PC+4; $PC = R[rs1]+imm$,fle.d	R	Compare Float Les		R[rd] = (F[rs		2J)?1:0	
1b	I	Load Byte	R[rd] =	3)		ss.s,fclass.d	R	Classify Type		R[rd] = class			
			{24'bM[](7),M[R[rs1]+imm](7:0)}	4)		.x,fmv.d.x	R	Move from Integer		F[rd] = R[rs1			
lbu	I	Load Byte Unsigned	$R[rd] = \{24b0,M[R[rs1]+imm](7:0)\}$	-,		.s,fmv.x.d	R	Move to Integer		R[rd] = F[rs1			
lh	I	Load Halfword	R[rd] =		fcvt.		R	Convert from SP to		F[rd] = single			
			{16'bM[](15),M[R[rs1]+imm](15:0)}				R			F[rd] = doub			
lhu	I	Load Halfword Unsigned	$R[rd] = \{16'b0,M[R[rs1]+imm](15:0)\}$	4)		s.w,fcvt.d.w	R	Convert from 32b l		F[rd] = float(
lui	U	Load Upper Immediate	$R[rd] = \{imm, 12'b0\}$			s.l,fcvt.d.l	R	Convert from 32b		F[rd] = float(
lw	I	Load Word	$R[rd] = \{M[R[rs1]+imm](31:0)\}$			s.wu,fcvt.d.wu s.lu,fcvt.d.lu	R			F[rd] = float(F[rd] = float(
or	R	OR	R[rd] = R[rs1] R[rs2]	4)			R	Convert from 64b I Unsigned Convert to 32b Inte	nt				
ori	I	OR Immediate	$R[rd] = R[rs1] \mid imm$	7)		w.s,fcvt.w.d l.s,fcvt.l.d	R R	Convert to 32b Into	eger	R[rd](31:0) = R[rd](63:0) =			
sb	S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)			wu.s,fcvt.wu.d	R R	Convert to 32b Int		R[rd](31:0) =			
sh	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)			lu.s,fcvt.lu.d	R	Convert to 64b Int		R[rd](63:0) =			
sll	R	Shift Left	R[rd] = R[rs1] << R[rs2]					Convert to 640 list	Olisiglieu	K[10](03.0) -	- integer(r[isi])	
slli	I	Shift Left Immediate	$R[rd] = R[rs1] \ll imm$			A Atomic Extension							
slt	R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0		amoad	ld.w,amoadd.d	R	ADD		R[rd] = M[R] M[R[rs1]] =	[rs1]],	1 ± P[m21	
slti	I	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0		amoan	d.w,amoand.d	R	AND		R[rd] = M[R]	m[K[isi] [rsl]],	J + K[IS2]	
sltiu	I	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0			x.w,amomax.d		MAXimum		R[rd] = M[R M[R[rs1]] = R[rd] = M[R	M[R[rs1]] & R[rs2]	
sltu	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0		amoma	ix.w, amomax.u				if (R[rs2] > M R[rd] = M[R	([[8]]])]	M[R[rs1]] = R	[rs2]
sra	R	Shift Right Arithmetic	R[rd] = R[rs1] >> R[rs2]	2)	amoma	xu.w,amomaxu.d	R	MAXimum Unsign	ned	R[rd] = M[R] if $(R[rs2] > M$	[rs1]],	4mr111 - n	r
srai	I	Shift Right Arith Imm	R[rd] = R[rs1] >> imm	2)	amomi	n.w,amomin.d	R	MINimum		R[rd] = M[R[r]	rs1]],		
srl srli	R	Shift Right (Word)	R[rd] = R[rs1] >> R[rs2]	5)						if(R[rs2] < M	[[R[rs1]]) 1	M[R[rs1]] = R	[rs2]
	I	Shift Right Immediate	$R[rd] = R[rs1] \gg imm$	5)	amomi	nu.w,amominu.d	K	MINimum Unsigne	ea	R[rd] = M[R[r]] if $(R[rs2] < M$	rsijj, f[R[rsl]]) i	M[R[rs1]] = R	[rs2]
sub, subw		SUBtract (Word)	R[rd] = R[rs1] - R[rs2]		amoor	.w,amoor.d	R	OR		R[rd] = M[R]	frs111.		
xor	S	Store Word	M[R[rs1]+imm](31:0) = R[rs2](31:0)		amosw	ap.w,amoswap.d	R	SWAP		M[R[rs1]] = R[rd] = M[R	M[K[rs1] [rs1]], M] K[rs2] [R[rs1]] = R[rs2]
xori	R	XOR	$R[rd] = R[rs1] \wedge R[rs2]$			r.w,amoxor.d	R	XOR		R[rd] = M[R]	[rs1]],		•
		XOR Immediate a assumes unsigned integers (in	$R[rd] = R[rs1] \wedge imm$		lr.w,	lr d	R	Load Reserved		M[R[rs1]] = R[rd] = M[R	M[R[rs1]] ^ R[rs2]	
		i assumes unsignea integers (ii significant bit of the branch ac								reservation o	on M[R[rs	1]]	
			gn bit of data to fill the 32-bit register		sc.w,	sc.d	R	Store Conditional		if reserved, N R[rd] = 0; els	M[R[rs1]]	= R[rs2],	
4)	Replicate.	s the sign bit to fill in the leftm	ost bits of the result during right shift					Conditional		0, els	Kiuj =	•	
		with one operand signed and o		of a 61	COR	E INSTRUCTION	N F	ORMATS					
6)	The Single bit F regi.		ion operation using the rightmost 32 bits	oj a 04-				25 24 20	19 1:			11 7	6
7)	Classify w	vrites a 10-bit mask to show wh	hich properties are true (e.g., -inf, -0,+0), + <i>inf</i> ,	R	funct7	Ξ	rs2	rsl	funct		rd	Opc
8)	denorm, .		can internose itself between the wood on	d the	I	imm	[11:0		rs1	funct	-	rd	Op
0)		emory operation; nothing else he memory location	can interpose itself between the read and	u ine	s	imm[11:5]		rs2	rs1	funct		imm[4:0]	opc
The		e field is sign-extended in RISC	C-V		SB	imm[12 10:5]	rs2	rs1	funct	t3 ir	nm[4:1 11	
					U			imm[31:12]			\perp	rd	opc
					UJ		im	m[20 10:1 11 19:	12]			rd	opc

ARITHMETIC CORE INSTRUCTION SET

	21 20	20 21 20	17 15		** '	0 0
R	funct7	rs2	rsl	funct3	rd	Opcode
I	imm[11:0)]	rs1	funct3	rd	Opcode
S	imm[11:5]	rs2	rsl	funct3	imm[4:0]	opcode
SB	imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode
U		rd	opcode			
UJ	im	m[20 10:1 11 19:	12]		rd	opcode

2

NOTE

2) 6) 2) 2)

7) 7)

7) 7) 7,8) 7,8) 7)

7) 7) 2,7) 2,7) 7) 7) 2,7) 2,7)

9) 9) 9) 2,9) 2,9) 9)

© 2021 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition

ı

PSEUDO INSTI	RUCTIO	NS			3
MNEMONIC	NAME		DESCRIPTION	ON	USES
beqz	Branch =	zero	if(R[rs1]==0)) PC=PC+{imm,1b'0}	beq
bnez	Branch ≠	zero		PC=PC+{imm,1b'0}	bne
fabs.s,fabs.d	Absolute			1]<0)?-F[rs1]:F[rs1]	fsgnx
fmv.s,fmv.d	FP Move		F[rd] = F[rs1]		fsgnj
fneg.s,fneg.d	FP negate	:	F[rd] = -F[rs]	1]	fsgnjn
j	Jump		$PC = \{imm, 1$	b'0}	jal
jr	Jump regi	ister	PC = R[rs1]		jalr
la	Load add	ress	R[rd] = addre	ess	auipc
li	Load imn	1	R[rd] = imm		addi
mv	Move		R[rd] = R[rs1]	1]	addi
neg	Negate		R[rd] = -R[rs]	s1]	sub
nop	No operat	tion	R[0] = R[0]		addi
not	Not		$R[rd] = \sim R[rs]$	s1]	xori
ret	Return		PC = R[1]		jalr
seqz	Set = zero		R[rd] = (R[rs	1]== 0) ? 1 : 0	sltiu
snez	Set ≠ zero)	R[rd] = (R[rs]	1]!= 0) ? 1 : 0	sltu
OPCODES IN N	UMERIC	CAL ORDE	R BY OPCO	DDE	
MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL
1b	I	0000011	000		03/0
lh	I	0000011	001		03/1
lw	I	0000011	010		03/2
lbu	I	0000011	100		03/4
lhu	Î	0000011	101		03/5
fence	I	0001111	000		0F/0
fence.i	Î	0001111	001		0F/1
addi	Î	0010011	000		13/0
slli	Î	0010011	001	0000000	13/1/00
slti	Î	0010011	010		13/2
sltiu	Î	0010011	011		13/3
xori	Ī	0010011	100		13/4
srli	Î	0010011	101	0000000	13/5/00
srai	Î	0010011	101	0100000	13/5/20
ori	Ī	0010011	110		13/6
andi	I	0010011	111		13/7
auipc	U	0010111			17
sb sh sh sw add sub situ situ situ sattu xor srl sra or and lui	S S S R R R R R R R R R R R R R R R R R	0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	000 001 010 000 000 001 011 100 101 111	0000000 0100000 0000000 0000000 0000000 000000	23/0 23/1 23/2 33/0/00 33/0/20 33/1/00 33/2/00 33/3/00 33/5/00 33/5/00 33/5/20 33/6/00 33/7/00
beq bne bit bge bltu bgeu jalr jal ecall ebreak CSRRW CSRRW CSRRW CSRRW CSRRW CSRRWI C	SB SB SB SB SB I UJ I I I I I I I I I I I I I I I I I	1100011 1100011 1100011 1100011 1100011 1100011 1100111 1100111 1110011 1110011 1110011 1110011 1110011 1110011 1110011 1110011	000 001 100 101 110 111 000 000 001 010 011 101 110	0000000000 00000000001	63/0 63/1 63/4 63/5 63/6 63/7 67/0 6F 73/0/000 73/0/000 73/1 73/2 73/3 73/5 73/5

PSEUDO INSTRUCTIONS


REGISTER NAME, USE, CALLING CONVENTION 4 REGISTER NAME SAVER USE The constant value 0 Return address N.A. Caller zero x2 sp Stack pointer Callee gp Global pointer x4 tp t0-t2 s0/fp Thread pointer x5-x7 Caller Temporaries Saved register/Frame pointer Callee x9 x10-x1 s1 a0-a1 Callee Caller Saved register Function arguments/Return values x12-x17 x18-x27 a2-a7 Function arguments Caller Callee Saved registers t3-t6 ft0-ft7 Temporaries FP Temporaries Caller Caller x28-x31 f0-f7 f8-f9 FP Saved registers FP Function arguments/Return values FP Function arguments fs0-fs1 Callee Caller f10-f11 fa0-fa1 f12-f17 fa2-fa7 Caller f18-f27 fs2-fs11 FP Saved registers Callee f28-f31 ft8-ft1 R[rd] = R[rs1] + R[rs2]Caller

IEEE 754 FLOATING-POINT STANDARD

IEEE 754 FLOATING-POINT 5 LANDARD
(-1)^S × (1 + Fraction) × 2 (Exponen-Bias)
where Half-Precision Bias = 15, Single-Precision Bias = 127,
Double-Precision Bias = 1023, Quad-Precision Bias = 16383
IEEE Half-, Single-, Double-, and Quad-Precision Formats:

C Eum

- 1	5	EX	ponent	Fraction					
	15	14	10 9		0	•	_		
	S		Exponent			Fraction			
	31	30	23 22			(_		
	S		Exponent			Fraction			
	63	62	52 51					0_	
	S		Expor	nent		Fraction			
	127	126	112			111			0



SIZE PREFIXES AND SYMBOLS

SIZE FREFI	MES AND SIN	IDOLS			
SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
1000¹	Kilo-	K	210	Kibi-	Ki
1000 ²	Mega-	M	220	Mebi-	Mi
1000³	Giga-	G	230	Gibi-	Gi
1000 ⁴	Tera-	T	240	Tebi-	Ti
10005	Peta-	P	250	Pebi-	Pi
1000 ⁶	Exa-	Е	2 ⁶⁰	Exbi-	Ei
1000 ⁷	Zetta-	Z	270	Zebi-	Zi
1000 ⁸	Yotta-	Y	280	Yobi-	Yi
1000°	Ronna-	R	290	Robi-	Ri
1000 10	Quecca-	Q	2100	Quebi-	Qi
1000-1	milli-	m	1000-5	femto-	f
1000-2	micro-	μ	1000-6	atto-	a
1000-3	nano-	n	1000-7	zepto-	z
1000-4	pico-	р	1000-8	yocto-	у
			1000-9	ronto-	r
			1000-10	quecto-	a