

EECS 370 Final Exam

Winter 2020

Notes:

- Closed book. Closed notes.
- 10 problems on 15 pages. Count them to be sure you have them all.
- Calculators without wireless are allowed, but no PDAs, Portables, Cell phones, etc.
- This exam is fairly long: don't spend too much time on any one problem.
- You have **120 minutes** for the exam.
- Some questions may be more difficult than others. You may want to skip around.
- Partial credit cannot be given if work is not shown.

Write your uniquame on the line provided at the top of each page.

You are to abide by the University of Michigan/Engineering honor code. Please sign below to signify that you have kept the honor code pledge:

I have neither given nor received aid on this exam, nor have I concealed any violations of the Honor Code.

Signature:	
Name:	
Uniqname:	

Problem 1: Short Questions

Points: ___/ 5

A) We have two caches with the same block size, number of sets and associativity. When comparing the one with a LRU policy versus the one with a MRU policy (the most recently inserted block is the first to be evicted), the LRU cache will have better spatial locality

Circle one: True or False

B) Multi-level page tables will use less memory than a single level page table when the process accesses the whole virtual memory address space.

Circle one: True or False

C) A 64 bit system has more virtual addresses than a 32 bit system, so the page size must be larger for the 64 bit system.

Circle one: True or False

- **D)** What combination of data hazard and control hazard resolution will always result in the lowest CPI on the pipeline discussed in class. Circle all the right choices:
 - a. Detect and forward/ detect and stall
 - b. Detect and stall/ speculate and squash
 - c. Detect and stall/ detect and stall
 - d. Detect and forward/ speculate and squash
- **E)** Assuming the cache is physically addressed what combination of events is not likely to occur, Circle all the possible choices:
 - a. Cache: Hit, TLB: Hit, Page Fault: No.
 - b. Cache: Hit, TLB: Miss, Page Fault: Yes.
 - c. Cache: Miss, TLB: Miss, Page Fault: No.
 - d. Cache: Miss, TLB: Hit, Page Fault: Yes.

Problem 2: Noop! Any Closer and It's a Hazard Points: ___/ 10 1 lw 0 2 neg1 2 lw 0 1 social 3 dist 3 lw 0 3 4 loop add 3 5 add 4 5 0 0 6 nor 5 5 6 7 2 1 1 add 1 8 beq end beq loop 10 end halt 11 neg1 .fill -1 12 social .fill 13 dist .fill 3 Suppose you ran the above LC2K assembly code through the 5-stage pipeline from lecture until it halts. A. Select all registers that cause a data hazard in a detect and stall pipeline? [4 pts] a. reg0 b. reg1 c. reg2 d. reg3 e. reg4 f. reg5 g. reg6 Answer:_____ B. How many noops would result from using **detect and stall** to resolve data hazards? [3 pts] Answer:_____ C. How many noops would result from using **data forwarding** to resolve data hazards? [3 pts] Answer:_____

Problem 3: Trees and Branches

Consider the following assembly program which counts the number of odd numbers. Assume all registers are initialized to zero.

```
//r1 = 0x1
      lw 0 1 one
      lw 0 4 four
                   //r4 = 4
     beg 3 4 end //begA
loop
      nor 3 3 5
      nor 1 1 2
      nor 2 5 5 //r5 = r3 & r1
      beg 0 5 even //begB
      add 6 1 6 //r6 counts the odd numbers
even add 3 1 3
      beq 0 0 loop //beqC
      halt
end
      .fill 1
one
      .fill 4
four
```

- A) Write the sequence of branch decisions for each beq instruction. Let "taken" be denoted as "T" and "not taken" as "N" [4 pts]
 - a) beqA:_____
 - b) beqB:____
 - c) beqC:
 - d) Combined sequence of branches seen by a global branch predictor:
- B) What percentage of total branches do we predict correctly for each of the following prediction schemes? (express answers as fractions)
 - a) Predict always not taken [1 pts]
 - b) Predict backwards taken, forwards not taken [3 pts]
 - c) Global 1-bit Branch Predictor: Initialized to not taken [3 pts]
 - d) Local 2-bit Branch Predictor: Initialized to weakly taken [4 pts]

Problem 4: Tracing the Pipe

Consider the LC2K program below. Assume the same pipeline as presented in the lecture. Recall that we have IF/ID, ID/EX, EX/MEM and MEM/WB intermediate pipeline registers to pass data between stages for each clock cycle.

Points: / 15

	lw	0	1	covid	// lw1
	lw	0	2	var2	// lw2
loop	add	1	2	3	// add1
	nor	3	3	3	// nor1
	beq	4	4	1	// beq1
	nor	4	4	2	// nor2
	beq	2	3	loop	// beq2
	halt				
covid	.fill	19			
var2	.fill	999			

PART 1) Assume that the pipeline resolves data hazards using <u>detect and</u> <u>forward</u>, and control hazards using <u>speculate and squash</u> (predicting not taken).

a) What pipeline register(s) will supply the operand valA (**regA** value) to ALU in the execution stage for instruction **1w1?** [2 pts]

b) What pipeline register(s) will supply the operands to ALU inputs in the execution stage for instruction add1? [2 pts]

c) What pipeline register(s) will supply the operands to ALU inputs in the execution stage for instruction nor1? [2 pts]

d) What pipeline register(s) will supply the operands to ALU inputs in the execution stage for instruction beq2? [3 pts]

e) You observe weird behavior with this program; nor2 seems to never have been executed. Will it ever be fetched into the pipeline? Why/Why not? [2 pts]

PART 2) You want to check if anything changes if you reconfigure your pipeline. Now you use <u>detect and stall</u> to resolve both data and control hazards.

f) What pipeline register(s) will supply the operands to ALU inputs in the execution stage for instruction add1? [2 pts]

g) Will nor2 ever be fetched into the pipeline? Why/Why not? [2 pts]

Problem 5: The C Musketeers

Consider a cache with the following specifications:

• Byte-addressable Memory

• 2-Way Set Associativity

Block Size: 16 bytesCache Size: 64 bytes

• Memory Size: 64 KB (64 * 1024 bytes)

The following addresses are referenced. Assume cache is empty initially. Determine whether each reference is a hit or a miss and, given a miss, categorize the type of miss as compulsory, capacity, or conflict.

Points: ___/ 10

Reference	Hit / Miss	Type (if miss)	
0x0342			[1 pts]
0x054A			[1.5 pts]
0x034B			[1.5 pts]
0x020F			[1.5 pts]
0x0543			[1.5 pts]
0x083C			[1.5 pts]
0x017D			[1.5 pts]

Problem 6: Caches to caches, disk to disk

Consider a virtual memory system with a **single-level page-table**, **fully-associative TLB**, **physically addressed data cache**, and the following specs:

- 1 MB physical memory, 4 GB virtual memory (32-bit virtual address),
- Data Cache, fully associative, 16 byte block size

Note that upon retrieval, data is sent to CPU instantly with updates occurring in negligible time

Given are the following latency and following states of hardware components for an arbitrary process PID 11 (note that valid bits, LRU bits, etc. were removed for the sake of brevity).

Hardware Component TLB		Data Cache	Main Memory	Disk	
Access Time	1 cycle	1 cycle	30 cycles	100,000 cycles	

TLB				
Virtual Page #	Physical Page #			
0xFE	0xFBC			
0x00	0xAE4			
0x4C	0x421			
0x77	0xABC			

PID 11 Page Table			
Virtual Page #	Physical Page #		
0xA7	0x000		
0x01	0x87C		
0xFE	0xFBC		
0x99 0x5A1			

Data Cache Tag (Physically Addressed)	
0xFBC5	
0x4210	
0x87E2	
0xAE4A	
0x54FE	

Points: _ / 20

A) Determine the **page size** based on given parameters and contents of TLB, page table, data cache tags. [10 pts]

Answer: _	bytes
-----------	-------

B) Please give the latency of following **virtual** address accesses. Assume (1) Components remain unmodified for each access (i.e. each accesses should be simulated independently). (2) If the PTE is not present in the page table, the data is not present in cache or memory and it takes one disk access to fetch both data and PTE. (3) Page Table is never cached. To get partial credit show the breakdown of cycles in your answer.

1.	0x01E2	Answer:	cycles	[2.5 pts]
2.	0xE9A5	Answer:	cycles	[2.5 pts]
3.	0x00B0	Answer: _	cycles	[2.5 pts]
4.	0xFE59	Answer:	cvcles	[2.5 pts]

Problem 7: Benchmarking Again!

We have a pipeline processor with the following component latencies: Memory Access: 60ns; Register Read: 5ns, Register Write: 10ns; ALU: 20ns; Other: 0ns

Points: /20

We run a program with 1000 instructions:

- 40% add/nor
 - o 20% immediately followed by a dependency
 - o 30% followed by a dependency 1 instruction away
 - o 10% followed by a dependency 2 instructions away
- 30% lw
 - o 10% immediately followed by a dependency
 - o 30% followed by a dependency 1 instruction away
 - 5% followed by a dependency 2 instructions away
- 15% sw
- 10% beg
 - o 40% taken
- 5% noop/halt

A) On the normal 5-stage pipeline discussed in lecture (using dete	ect-and-forward for data
hazards, internal forwarding, and speculate-and-squash predic	t not-taken control hazards)
what is the Execution Time? (show your work to get partial credit)	[2 pts, 6 pts]

Clock Period:	_ Cycles:
---------------	-----------

- B) Letao comes in and thinks he might be able to do better. He makes the following changes.
 - He creates his Magic Box v2.0, capable of handling all beq logic (equality check and PC setting) in a single stage of execution. The component itself runs in 25ns. He places MBv2.0 in the Execute stage of the Pipeline where it runs in parallel with the normal ALU unit.
 - On top of this, Letao also decides that the Memory Access time is too long, so he splits the Memory stage into <u>3</u> different cycles: Mem1, Mem2, Mem3; each stage taking <u>20ns</u>. <u>The sw instruction is capable of finishing its write to memory by Mem2, but *Iw* doesn't finish reading from Memory until Mem3.
 </u>
 - The **Fetch** stage uses a new memory which takes 20ns.
 - All data still gets forwarded to the **Execute** stage.
 - Letao's pipeline still uses detect-and-forward for data hazards, internal forwarding, and speculate-and-squash predict not-taken for control hazards. Show your work to get partial credit.

with his	s updated	design, h	low long v	will Letao's	s Pipeline	take to ru	in the above	program
[2 pts,	10 pts]							

Clock Period:	Cycles:
	,

Problem 8: Cubical Hierarchy

You are given a byte-addressable processor which uses 42-bit virtual addressing. The system has 4 GB of RAM installed. You've been asked to design a virtual memory system with three-level page tables for this processor given the following parameters:

Points: ___/10

- Page size: 4 KB
- All page table entries are 4 bytes.
- Second and third level page tables occupy one page.
- First (super) and second level page table entries store the <u>physical page number</u> of the next level page table.
- Third level page tables entries store physical page numbers.

The breakdown of bits of virtual address and physical address is shown below.

Virtual Address: 42 bits

Super page table	Second level	Third level	Page offset
10 bits	10 bits	10 bits	12 bits

Physical Address: 32 bits

Physical page number	Page offset
20 bits	12 bits

How many memory pages in total needed to store all the hierarchical page tables for accessing every element of an array: [10 pts]

int my_big_array[4*1024][1024*1024]?

Answer: _____ pages

Problem 9: Virtualizing the Virtual

Consider the following system:

Virtual address space size : 4KB
Page size : 256 bytes
Physical memory size : 8 pages
Page replacement policy : LRU
Page table entry size : 16 bytes

• Byte addressable architecture

• Single-level page table

o Page table size : 256 bytes

Notes:

On a page fault, the page table is updated before allocating a physical page. Physical page #0 (reserved for OS) and pages allocated to page tables cannot be replaced. If more than one free page is available, the smallest physical page number is chosen. If there are no free pages, LRU policy is used to select the page to be replaced.

Points: /20

Assume that two processes with Process ID 270 and 370 respectively, have been running on this new architecture.

The initial state of physical memory is shown below:

Physical Page # (PPN)	Memory Contents
0x0	Reserved for OS
0x1	Page Table of PID 270
0x2	Page Table of PID 370
0x3	
0x4	
0x5	PID 270: VPN 0
0x6	PID 370: VPN 3
0x7	

Fill in the blank space(s) for each row below.

Part	Time	Process ID	Virtual Address (VA)	Virtual Page # (VPN)	Physical Page # (PPN)	Page Fault? (Y/N)	Physical Address (PA)
A.	0	270	0x027	0x0			
B.	1	270	0xF8A	0xF	0x3		
	•	'					
C.	2	370	0x901		0x4		0x401
D.	3		0x027	0x0		Υ	
E.	4	270	0xFCA	0xF			
F.	5	370	0xA00	0xA			
	•	'					
G.	6			0x9		N	0x42D

A [2 pts]

B [2 pts]

C [2 pts]

D [4 pts]

E [3 pts]

F [4 pts]

G [3 pts]

Problem 10: Let's Use That Cache Nicely

Consider the pseudo code below for an Algorithm A:

Answer: _____

```
float A[4];
float B[16]; //float size is 4 bytes
....
for(int i=0; i < 4; i++)
  for(int j=0; j < 16; j++)
    result += 0.561 * A [i] + 0.99 * B[j] + 3.142;</pre>
```

The computer used to run this algorithm has a byte addressable main memory of size 64KB, and 32 byte fully associative cache with LRU replacement policy. The block size of the cache is 4 bytes. Array A starts at address 0x0000, and array B starts at address 0x0100. Assume only arrays A and B are accessed from cache and memory, all other variables are mapped to registers. Assume every load or store is 4 bytes in size, thus each access to an array element could result in a single cache hit or miss. Note, cache is empty when the program starts executing the loops.

Points: /25

A) How many data cache hits and cache misses are there for Algorithm A? [6 pts]
Answer hits and misses
A new programmer proposes a new Algorithm B for the math, but he took EECS 370 (Aha!).
<pre>#define TILE 4 float A[4]; float B[16]; //float size is 4 bytes for(int t=0; t < 16; t+=TILE) for(int i=0; i < 4; i++) for(int j=t; j < t + TILE && j < 16; j++) result += 0.561 * A [i] + 0.99 * B[j] + 3.142;</pre>
B) How many data cache hits and cache misses are there for the new Algorithm B? [13 pts]
Answer hits and misses
C) Will a larger or smaller value of TILE result in the highest number of hits? Which array's (array A or array B) locality is improved with your choice of answer? [6 pts]