

ECE3700J Introduction to Computer Organization Homework 8

Assigned: October November 29, 2022

Due: 2:00pm on December 6, 2022

Submit a PDF file on Canvas

1. (20 points) Assume that main memory accesses take 70 ns and that memory accesses are 36% of all instructions. The following table shows parameters for a two-level cache memory.

	Size	Miss Rate	Hit Time
L1	16 KB	7.3%	1.18 ns
L2	1 MB	1.5%	5.34 ns

- (1) What is the AMAT for the computer? (10 points)
- (2) Assuming the L1 hit time determines the cycle times and a base CPI is 1.0 without any memory stalls, what is the total CPI? (10 points)
- (30 points) In this exercise, we will examine how replacement policies impact miss rate.
 Assume a 2-way set associative cache with 4 blocks. Following table gives addresses for memory access.
 - (1) Assuming an LRU replacement policy, how many hits does this address sequence exhibit? (10 points)
 - (2) Assuming an MRU (most recently used) replacement policy, how many hits does this address sequence exhibit? (10 points)
 - (3) Simulate a random replacement policy by flipping a coin. For example, "heads" means to evict the first block in a set and "tails" means to evict the second block in a set. How many hits does this address sequence exhibit? Note: you should flip the coin yourself, not by computer. (10 points)

You may find following table is useful:

Block Address	Hit/Miss	Evicted	Contents of Cache			
of memory		Block	Se	et 0	Se	t 1
1						
3						
5						
1						
3						
1						



	T	ı		
3				
5				
3				

3. (50 points) Virtual memory uses a page table to track the mapping of virtual addresses to physical addresses. The following is a stream of virtual byte addresses used to access memory. Virtual addresses (in decimal): 12648, 45419, 46824, 16975, 40004, 12707, 52236

Assume 4 KB pages, a 4-entry fully associative TLB, and LRU replacement. If pages must be brought in from disk, increment to the next largest page number.

TLB:

Valid	Tag	Physical Page Number
1	11	12
1	7	4
1	3	6
0	4	9

Page Table:

Valid	Physical Page Number
1	5
0	Disk
0	Disk
1	6
1	9
1	11
0	Disk
1	4
0	Disk
0	Disk
1	3
1	12

- (1) Given the virtual address stream, and the initial TLB and page table states shown above, show the final state of the system. Also list for each reference if it is a hit in the TLB, a hit in the page table, or a page fault. (15 points)
- (2) Repeat question (1), but this time use 16 KB pages instead of 4 KB pages. (15 points)
- (3) What would be some of the advantages and disadvantages of having a larger page size? (5 points)

(4) Show the final contents of the TLB if it is 2-way set associative. (15 points)

1c1) AM AT=1.18+7.31/x (5.34+1.51/x7)=1.64647ns

(2) L2 miss penalty =
$$\frac{70}{1.18}$$
 = 59.32 = 60 cyclos

L1 miss penalty = $\frac{5.34}{1.18}$ = 4.53 = 5 cycles

CPI = 1+36/(7.31, x5+ 7.31, x 1.5/, x 60)= 1.641

Z. CII LRU: 3 Hits

Block Address	Hit/Miss	Evicted	Contents	Contents of Cache		
of memory		Block	Set 0	Se	t 1	
1	M	None		1		
3	M	None		1	3	
5	/\	l		5	3	
1	M	3		5	l	
3	M	5		3]	
1	14	None		3	1	
3	14	None		3	1	
5	М	(ζ	5	
3	(4	None		3	5	

CZI MRU: 3 Hits

Block Address	Hit/Miss	Evicted	Contents of Cache		
of memory		Block	Set 0	Se	t 1
1	M	None		1	
3	M	Nona		1	3
5	M	3		(5
1	14	None		1	5
3	M	(``}	Y
1	M	3)	5
3	M	ĺ		3	ζ
5) -)	1000		3	ζ
3	(.)	None		3	t

(3) Random replace 4 hits

Block Address	Hit/Miss	Evicted	Contents of Cache		
of memory		Block	Set 0	Se	t 1
1	M	None		ı	
3	M	Nona		1	3
5	/\lambda	3		, (5
1	14	None		(5
3	M	ţ		I	3
1	lλ	None		ĺ	3
3	L	None			3
5	M			5	3
3	[\lambda	None		5	3

3. (1)

final stage

Valid	Tag	Physical Page Number
1	11-12	+2(4
1	∓ 9	¥13
1	3	6
12	4	9

Page Table:

Valid	Physical Page Number
1	5
0	Disk
0	Disk
1	6
1	9
1	11
0	Disk
1	4
0	Disk
₽(Disk 13
1	3
1	12
	(4

12648=0011 000/ 0/10 /000

45919= 10110001 0110 1011

46824 = 1211 2/10 1110 1000

16975 = 0100 0010 0100 1111

42004 = 1001 1100 0100 0100

12707 = 001/000/1000 001/

52236 = 1100 1100 0000 1100

4KB pages -> 12 bits page offset.

,	ı	, ,		
	VPN:	TLB	page table	page fault
12648:	0011 = 3	hit	hit	no
45419;	011=11	hit	hit	n I
46824	/>	hit	hit	NO
16975	∪\७७ <i>=</i> ५	hit	miss	NJ
40004	1001=9	miss	miss	425

12707	ن کال کے	hie	hie	No	
⁵ 225 b	1100 = 12	miss	miss	<i>405</i>	

(z)	final TLB:	stage	

Valid	Tag	Physical Page Number
1	4 2	<u> 13</u>
1	≯ (4 (Ÿ
1	3	6
₹(◆ ∪	2 5

Page Table:

Valid	Physical Page Number
1	5
0 (Disk [4
₹(B isk (β
1	6
1	9
1	11
0	Disk
1	4
0	Disk
0	Disk
1	3
1	12

12648-0011 000/	0/10	000
45919= 1011 0001	ollo	loll
46824 = 1011 0160	1110	000
16975 = 0100 0010	סכוט	1111
4000 4 = 1001 1100	o lo o	<i>ا</i> وا د

12707 = 001/000/ 1010 001/

52236 = 1100 1100 0000 1100

16 KB pages -> 14 hits page offset.

ı	, ,		
VPN:	TLB	page table	page fault
00 =0	miss	hit	No
0 = 2	miss	miss	yes
Jo = Z	hit	hit	n o
ا خال	miss	miss	Yes
10 =2	hit	hit	no
U 0 - U	hit	hie	No
II = 3	hit	hi Y	wo
	VPN: 00 = 0. 0 = 2 0 = 2 01 = 1 10 = 2 00 = 0	VPN: TLB 00 = 0 miss 0 = 2 miss 0 = 2 hit 0 = 1 miss 0 = 2 hit 0 = 2 hit 0 = 0 hit	VPN: TLB pape table 00 = 0 miss hit 10 = 2 miss miss 10 = 2 hit hit 01 = 1 miss miss 10 = 2 hit hit 00 = 0 hit hit

(3) advantages: decreased page fault rate

disadvantages: slover speed, larger page fault penalty

(4)	, T	final LB:		stage		
		Valid	i	Tag	Physical Pa	ge Number
	J	1		#7	ż	29
		1		212		4 1Y
	- 1	1		<u>z</u> 9	t	2 13
		→ (4 3	ç	Ъ
	P	age Tabl	le:			
		Valid	Phy	ysical Page Nu	mber	
		1	5			
	-	0	Dis	sk		
		0	Dis	sk		
		1	_			

9 11 Disk

2(

Disk
Disk 13
3
12

12648-0011 000/	0/10 /000
45919=10110001	,
46824 = 1011 016	1110 1000
16975 = 0100 0010	0(00
4000 4 = 1001 1100	
127,7 = 00[000	lala 0011
5223 6 = 1100 1100	
	V V O U

4KB pages -> 12 bits page offset.

•	<i>- I</i>	1	1 /	/ 1			
		VPN:	TLB	index	page table	page fault	
1264	· & :	001 = 3	hit	l	hit	no	
454	19;	011=11	miss		hit	n O	
4682	24	/s =	hít		hit	nυ	
169-	75	0/00=4	miss	0	m 135	No	
4000	4	100/=9	miss	(miss	yas	
1270	7	0011=5	miss	l	hil	ทบ	
5 225	6	1100 = 12	miss	O	miss	4 05	
						1	