

奎子木

520370910037

1. lui x5, 0x0F000

lb x18, 16x5)

content of x18: 0x ffffffffe



ECE3700J Introduction to Computer Organization

Homework 2

Assigned: September 29, 2022

Due: 2:00pm on October 13, 2022

Submit a PDF file on Canvas

1. (5 points) Following memory location has address 0x0F000000 and content 0x18D5FE00.

	0	1	2	3
0x0F000000	00	FE	D5	18

Write RISC-V assembly instructions to load the byte FE as a signed number into register x18, then show the content of x18 after the operations.

2. (10 points) The RISC-V assembly program below computes the factorial of a given input n (n!). The integer input is passed through register x12, and the result is returned in register x10. In the assembly code below, there are a few errors. Correct the errors.

```

FACT: addi sp, sp, 8 - 8
      sw x1, 4(sp)
      sw x12, 0(sp)
      add x18, x0, x12
      addi x5, x0, 2
      bge x12, x5, L1
mul x10, x18, x10 addi x10, x0, 1
      addi sp, sp, 8 8
      jalr x0, 0(x1)
L1:   addi x12, x12, -1
      jal x1, FACT
addi x10, x0, 1 addi x6, x10, 0
      lw x12, 4(sp) 0
      lw x1, 0(sp) 4
      addi sp, sp, 8 8
      jalr x0, 0(x1) mul x10, x10, x6
  
```

3. (10 points) Consider a proposed new instruction named `rpt`. This instruction combines a loop's condition check and counter decrement into a single instruction. For example,

```
rpt x29, loop
```

would do the following:

```
if (x29 > 0) {  
    x29=x29-1;  
    goto loop;  
}
```

- 1) (5 points) If this instruction were to be added to the RISC-V instruction set, what is the most appropriate instruction format?
 - 2) (5 points) What is the shortest sequence of RISC-V instructions that performs the same operation?
4. (7 points) Given a 32-bit RISC-V machine instruction:
- ```
1111 1111 1110 1010 0010 1010 1110 1111
```
- 1) (6 points) What is the corresponding assembly instruction? What's its operation(s)?
  - 2) (1 point) What type of instruction is it?
5. (6 points) Given RISC-V assembly instruction:
- ```
sw x21, -16(sp)
```
- 1) (5 points) What is the corresponding binary representation?
 - 2) (1 point) What type of instruction is it?
6. (12 points) If the RISC-V processor is modified to have 64 registers rather than 32 registers:
- 1) (4 points) show the bit fields of an R-type format instruction assuming opcode and func fields are not changed.
 - 2) (4 points) What would happen to the I-type instruction if we want to keep the total number of bits for an instruction unchanged?
 - 3) (4 points) What is the impact on the range of addresses for a `beq` instruction? Assume all instructions remain 32 bits long and the size of opcode and funct fields don't change.


7. (15 points) Convert the following assembly code fragment into machine code, assuming the memory location of the first instruction (LOOP) is 0x1000F400

```


LOOP:      bge x0, x5, ELSE
           jal x0, DONE
ELSE:      addi x5, x5, -1
           add x25, x25, x5
           jal x0, LOOP
DONE:      ...

```

8. (15 points) Model the Register File component shown below in Verilog HDL. Show source code and screen shots of simulation results.



9. (20 points) Model the following Immediate Generator component in Verilog HDL. Show source code, and simulation results of one instruction for each type involving immediate numbers.



3. 1) B-type

2) `addi x5, x0, 1`

`b1f x29, x5, 8`

`addi x29, x29, -1`

`jal x1, loop`

4. 1) `jal x21, Target`, immediate = `110100010011111111`

Target address = `PC + 110100010011111111`

jump and link to target address at `PC - (382976)10 / PC - 0x2EC01`

2) J-type

5. 1) `111111 10101 00010 010 10000 0100011`

2) S-type

6. 1)

funct7	rs2	rs1	funct3	rd	opcode
7 bits	6 bits	6 bits	3 bits	6 bits	7 bits

2) The length of immediate would shrink to 10 bits

3) We only have 10 bits of signed immediate

The branch range will shrink to $-512 \sim 511$

$-1024 - 1023$ away from PC


7.

<code>0x1000F400</code>	<code>0 000000 00101 00000 101 000 0 1100011</code>
<code>0x1000F404</code>	<code>0 000000 01000 0 000000000 00000 110111</code>
<code>0x1000F408</code>	<code>1111111111 00101 000 00101 0010011</code>
<code>0x1000F40C</code>	<code>000000 00101 11001 000 1101 0110011</code>
<code>0x1000F410</code>	<code>1 111111 000 1 111111 00000 1101111</code>
<code>0x1000F414</code>	

```

1  module registerFile (readRegister1, readRegister2, writeRegister, writeData, regWrite, readData1, readData2, clock);
2      parameter width = 32;
3      parameter addr_width = 5;
4      parameter number = 2**addr_width;
5
6      output [width-1:0] readData1, readData2;
7      input [width-1:0] writeData;
8      input [addr_width-1:0] readRegister1, readRegister2, writeRegister;
9      input regWrite, clock;
10
11      reg [width-1:0] readData1, readData2;
12      reg [width-1:0] memory [number-1:0];
13
14      always @(posedge clock) begin
15          readData1 = 'bz;
16          readData2 = 'bz;
17          if (regWrite) memory[writeRegister] = writeData;
18          else
19              readData1 = memory[readRegister1];
20              readData2 = memory[readRegister2];
21      end
22  endmodule
23
24  module tb ;
25      parameter width = 32;
26      parameter addr_width = 5;
27
28      wire [width-1:0] readData1, readData2;
29      reg [width-1:0] writeData;
30      reg [addr_width-1:0] readRegister1, readRegister2, writeRegister;
31      reg regWrite, clock;
32
33      registerFile RF (
34          .readData1 (readData1),
35          .readData2 (readData2),
36          .writeData (writeData),
37          .readRegister1 (readRegister1),
38          .readRegister2 (readRegister2),
39          .writeRegister (writeRegister),
40          .regWrite (regWrite),
41          .clock (clock)
42      );
43
44      localparam CLK_PERIOD = 100;
45      always # (CLK_PERIOD/2) clock=~clock;
46
47      initial begin
48          $dumpfile("tb.vcd");
49          $dumpvars(0, tb_);
50      end
51
52      initial begin
53          #0 clock = 0; regWrite = 1; readRegister1 = 0; readRegister2 = 0; writeRegister = 20; writeData = 32'b10101010101010101010101010101010;
54          #100 regWrite = 0;
55          #100 regWrite = 1; writeRegister = 21; writeData = 32'b01010101010101010101010101010101;
56          #100 regWrite = 0;
57          #100 readRegister1 = 20; readRegister2 = 21; writeRegister = 9;
58          #100 writeData = readData1 + readData2; regWrite = 1;
59          #100 regWrite = 0;
60          #100 readRegister1 = 9;
61          #100 $finish;
62      end
63  endmodule

```



9

```

1  module immGen (instruct, extend);
2      parameter width = 32;
3      output reg [width-1:0] extend;
4      input  [width-1:0] instruct;
5      always @(instruct) begin
6          case (instruct[6:0])
7              7'b0000011: // I with sign
8                  if (instruct[14] | !instruct[31]) extend = instruct[31:20];
9                  else extend = 32'b111111111111111110000000000000 + instruct[31:20];
10             7'b0001111: // I
11                 if (!instruct[31]) extend = instruct[31:20];
12                 else extend = 32'b111111111111111110000000000000 + instruct[31:20];
13             7'b0010011: // I with sign
14                 if (instruct[14:12] == 3'b011 | !instruct[31]) extend = instruct[31:20];
15                 else extend = 32'b111111111111111110000000000000 + instruct[31:20];
16             7'b0010111: // U
17                 if (!instruct[31]) extend = instruct[31:12];
18                 else extend = 32'b111111111111100000000000000000 + instruct[31:12];
19             7'b0100011: // S
20                 if (instruct[31]) extend = instruct[11:7] + instruct[31:25]*2**5;
21                 else extend = 32'b111111111111111110000000000000 + instruct[11:7] + instruct[31:25]*2**5;
22             7'b0110111: // U
23                 if (instruct[14:12] == 3'b011 | !instruct[31]) extend = instruct[31:12];
24                 else extend = 32'b111111111111100000000000000000 + instruct[31:12];
25             7'b1100011: // B with sign
26                 if (!instruct[31] | instruct[14:13] == 2'b11) extend = instruct[31]*2**11 + instruct[7]*2**10 + instruct[30:25]*2**4 + instruct[11:8];
27                 else extend = 32'b111111111111111110000000000000 + instruct[31]*2**11 + instruct[7]*2**10 + instruct[30:25]*2**4 + instruct[11:8];
28             7'b1100111: // I
29                 if (!instruct[31]) extend = instruct[31:20];
30                 else extend = 32'b111111111111111110000000000000 + instruct[31:20];
31             7'b1101111: // J
32                 if (!instruct[31]) extend = instruct[31]*2**19 + instruct[19:12]*2**11 + instruct[20]*2**10 + instruct[30:21];
33                 else extend = 32'b111111111111100000000000000000 + instruct[31]*2**19 + instruct[19:12]*2**11 + instruct[20]*2**10 + instruct[30:21];
34             7'b1110011: // I
35                 if (!instruct[31]) extend = instruct[31:20];
36                 else extend = 32'b111111111111111110000000000000 + instruct[31:20];
37             default: extend = 'bz;
38         endcase
39     end
40 endmodule
41
42 module tb ;
43     parameter width = 32;
44
45     wire [width-1:0]    extend;
46     reg  [width-1:0]    instruct;
47
48     immGen IG (
49         .extend (extend),
50         .instruct (instruct)
51     );
52
53     initial begin
54         $dumpfile("tb_vcd");
55         $dumpvars(0, tb_);
56     end
57
58     initial begin
59         #0  instruct = 32'b00000000010010100000010010010011;
60         #100 instruct = 32'b11111111110010100010010010000011;
61         #100 instruct = 32'b11111110100110100010111000100011;
62         #100 instruct = 32'b1111111010110100000110011100011;
63         #100 instruct = 32'b00010010001101000101101000110111;
64         #100 instruct = 32'b0000000111000000000000011101111;
65         #100 $finish;
66     end
67 endmodule

```

tb_vcd

31:0 tb_instruct FFCA2483

31:0 tb_extend FFFFFFFC

001A0493	FFCA2483	FE9A2E23	FF5A0CE3	12345A37	01C000EF
00000004	FFFFFFFC	FFFFFFFC	00012345	0000000E	