



ECE3700J Introduction to Computer Organization

Homework 8

Assigned: October November 29, 2022

Due: 2:00pm on December 6, 2022

Submit a PDF file on Canvas

1. (20 points) Assume that main memory accesses take 70 ns and that memory accesses are 36% of all instructions. The following table shows parameters for a two-level cache memory.

	Size	Miss Rate	Hit Time
L1	16 KB	7.3%	1.18 ns
L2	1 MB	1.5%	5.34 ns

- (1) What is the AMAT for the computer? (10 points)

Answer:

$$\begin{aligned} \text{AMAT} &= \text{L1 hit time} + \text{L1 miss rate} * \text{L1 miss penalty} + \text{L2 miss rate} * \text{memory access time} \\ &= 1.18 + 7.3\% * 98.5\% * 5.34 + 7.3\% * 1.5\% * 70 = 1.18 + 0.384 + 0.077 = 1.641 \text{ ns} \end{aligned}$$

- (2) Assuming the L1 hit time determines the cycle times and a base CPI is 1.0 without any memory stalls, what is the total CPI? (10 points)

Answer: assuming only data cache is considered

$$\text{L1 miss penalty} = 5.34/1.18 = 5 \text{ cycles}$$

$$\text{L2 miss penalty} = 70/1.18 = 60 \text{ cycles}$$

$$\text{Total CPI} = \text{base CPI} + 36\% * (7.3\% * 98.5\% * 5 + 7.3\% * 1.5\% * 60) = 1.15$$

2. (30 points) In this exercise, we will examine how replacement policies impact miss rate. Assume a 2-way set associative cache with 4 blocks. Following table gives addresses for memory access.

- (1) Assuming an LRU replacement policy, how many hits does this address sequence exhibit? (10 points)

Answer:

There are 2 sets in the cache. All following block addresses map to set 1

Block Address of memory	Hit/Miss	Evicted Block	Contents of Cache			
			Set 0		Set 1	
1	M				1	
3	M				1	3
5	M	1			5	3
1	M	3			5	1
3	M	5			3	1
1	H				3	1
3	H				3	1
5	M	1			3	5
3	H				3	5

3 hits.

(2) Assuming an MRU (most recently used) replacement policy, how many hits does this address sequence exhibit? (10 points)

Answer:

There are 2 sets in the cache. All following block addresses map to set 1

Block Address of memory	Hit/Miss	Evicted Block	Contents of Cache			
			Set 0		Set 1	
1	M				1	
3	M				1	3
5	M	3			1	5
1	H				1	5
3	M	1			3	5
1	M	3			1	5
3	M	1			3	5
5	H				3	5
3	H				3	5

3 hits.

(3) Simulate a random replacement policy by flipping a coin. For example, “heads” means to evict the first block in a set and “tails” means to evict the second block in a set. How many hits does this address sequence exhibit? Note: you should flip the coin yourself, not by computer. (10 points)

Answer:

No standard solution to this problem because of the randomly picked block. Something like this:

Block Address of memory	Hit/Miss	Evicted Block	Contents of Cache			
			Set 0		Set 1	
1	M				1	
3	M				1	3
5	M	1			5	3
1	M	3			5	1
3	M	1			5	3
1	M	5			1	3
3	H				1	3
5	M	1			5	3
3	H				5	3

3. (50 points) Virtual memory uses a page table to track the mapping of virtual addresses to physical addresses. The following is a stream of virtual byte addresses used to access memory. Virtual addresses (in decimal): 12648, 45419, 46824, 16975, 40004, 12707, 52236
Assume 4 KB pages, a 4-entry fully associative TLB, and LRU replacement. If pages must be brought in from disk, increment to the next largest page number.

TLB:

Valid	Tag	Physical Page Number
1	11	12
1	7	4
1	3	6
0	4	9

Page Table:

Valid	Physical Page Number
1	5
0	Disk
0	Disk
1	6
1	9
1	11
0	Disk
1	4
0	Disk
0	Disk
1	3
1	12

- (1) Given the virtual address stream, and the initial TLB and page table states shown above, show the final state of the system. Also list for each reference if it is a hit in the TLB, a hit in the page table, or a page fault. (15 points)

Address		VPN	Page Fault	TLB hit?	TLB		
Decimal	Hex				Valid	Tag	PPN
12648	0x3168	3	N	Y	1	11	12
					1	7	4
					1	3	6
					0	4	9
45419	0xB16B	B(11)	N	Y	1	11	12
					1	7	4
					1	3	6
					0	4	9
46824	0xB6E8	B(11)	N	Y	1	11	12
					1	7	4
					1	3	6
					0	4	9
16975	0x424F	4	N	N	1	11	12
					1	7	4
					1	3	6
					1	4	9
40004	0x9C44	9	Y	N	1	11	12
					1	9	13
					1	3	6
					1	4	9
12707	0x31A3	3	N	Y	1	11	12
					1	9	13
					1	3	6
					1	4	9
52236	0xCC0C	C(12)	Y	N	1	12	14
					1	9	13
					1	3	6
					1	4	9

Page Table:

Index	Valid	Physical Page Number
0	1	5
1	0	Disk
2	0	Disk
3	1	6
4	1	9



(2) Repeat question (1), but this time use 16 KB pages instead of 4 KB pages. (15 points)

Address		VPN	Page Fault	TLB hit?	TLB		
Decimal	Hex				Valid	Tag	PPN
12648	0x3168	0	N	N	1	11	12
					1	7	4
					1	3	6
					1	0	5
45419	0xB16B	2	Y	N	1	2	13
					1	7	4
					1	3	6
					1	0	5
46824	0xB6E8	2	N	Y	1	2	13
					1	7	4
					1	3	6
					1	0	5
16975	0x424F	1	Y	N	1	2	13
					1	1	14
					1	3	6
					1	0	5
40004	0x9C44	2	N	Y	1	2	13
					1	1	14
					1	3	6
					1	0	5
12707	0x31A3	0	N	Y	1	2	13
					1	1	14
					1	3	6
					1	0	5
52236	0xCC0C	3	N	Y	1	2	13
					1	1	14
					1	3	6
					1	0	5

Page Table

Index	Valid	Physical Page Number
0	1	5
1	1	14
2	1	13
3	1	6
4	1	9
5	1	11
6	0	Disk
7	1	4
8	0	Disk
9	0	Disk
10	1	3
11	1	12

(3) What would be some of the advantages and disadvantages of having a larger page size? (5 points)

Answer:

A larger page size may reduce the page fault rate but can lead to lower utilization of the physical memory. Large page size also increases page fault penalty.

(4) Show the final contents of the TLB if it is 2-way set associative. (15 points)

Answer: 4KB page size, 12 bits of page offset, 1 bit for set index, 3 bits of tag

Address		VPN	Set Index	Tag	Page Fault	TLB hit?	TLB			
Decimal	Hex						Index	Valid	Tag	PPN
12648	0x3168	3 0011	1	001(1)	N	N	0	1	11	12
								1	7	4
							1	1	3	6
								1	1	6
45419	0xB16B	B(11) 1011	1	101(5)	N	N	0	1	11	12
								1	7	4
							1	1	5	12
								1	1	6
46824	0xB6E8	B(11) 1011	1	101(5)	N	Y	0	1	11	12
								1	7	4
							1	1	5	12
								1	1	6
16975	0x424F	4 0100	0	010(2)	N	N	0	1	2	9
								1	7	4
							1	1	5	12
								1	1	6
40004	0x9C44	9 1001	1	100(4)	Y	N	0	1	2	9
								1	7	4
							1	1	5	12
								1	4	13
12707	0x31A3	3 0011	1	001(1)	N	N	0	1	2	9
								1	7	4
							1	1	1	6
								1	4	13
52236	0xCC0C	C(12) 1100	0	110(6)	Y	N	0	1	2	9
								1	6	14
							1	1	1	6
								1	4	13

Index	Valid	Physical Page Number
0	1	5
1	0	Disk
2	0	Disk
3	1	6
4	1	9
5	1	11
6	0	Disk



7	1	4
8	0	Disk
9	0	13
10	1	3
11	1	12
12	1	14