	蓝子长	520370910037	
1. Lui x 5, 0x			
lb x/8,165			
content of x	als: Dx ffff ff	fe	
<b>I</b>	•		

## **ECE3700J Introduction to Computer Organization**

## Homework 2

Assigned: September 29, 2022

Due: 2:00pm on October 13, 2022

Submit a PDF file on Canvas

1. (5 points) Following memory location has address 0x0F000000 and content 0x18D5FE00.

	0	1	2	3
0x0F000000	00	FE	D5	18

Write RISC-V assembly instructions to load the byte FE as a signed number into register x18, then show the content of x18 after the operations.

2. (10 points) The RISC-V assembly program below computes the factorial of a given input n (n!). The integer input is passed through register x12, and the result is returned in register x10. In the assembly code below, there are a few errors. Correct the errors.



3. (10 points) Consider a proposed new instruction named rpt. This instruction combines a loop's condition check and counter decrement into a single instruction. For example,

```
rpt x29, loop
would do the following:
   if (x29 > 0) {
      x29=x29-1;
      goto loop;
```

}

- 1) (5 points) If this instruction were to be added to the RISC-V instruction set, what is the most appropriate instruction format?
- 2) (5 points) What is the shortest sequence of RISC-V instructions that performs the same operation?
- 4. (7 points) Given a 32-bit RISC-V machine instruction:

```
1111 1111 1110 1010 0010 1010 1110 1111
```


- 1) (6 points) What is the corresponding assembly instruction? What's its operation(s)?
- 2) (1 point) What type of instruction is it?
- 5. (6 points) Given RISC-V assembly instruction:

```
sw x21, -16(sp)
```


- 1) (5 points) What is the corresponding binary representation?
- 2) (1 point) What type of instruction is it?
- 6. (12 points) If the RISC-V processor is modified to have 64 registers rather than 32 registers:
  - 1) (4 points) show the bit fields of an R-type format instruction assuming opcode and func fields are not changed.
  - 2) (4 points) What would happen to the I-type instruction if we want to keep the total number of bits for an instruction unchanged?
  - 3) (4 points) What is the impact on the range of addresses for a beq instruction? Assume all instructions remain 32 bits long and the size of opcode and funct fields don't change.

7. (15 points) Convert the following assembly code fragment into machine code, assuming the memory location of the first instruction (LOOP) is 0x1000F400

8. (15 points) Model the Register File component shown below in Verilog HDL. Show source code and screen shots of simulation results.




9. (20 points) Model the following Immediate Generator component in Verilog HDL. Show source code, and simulation results of one instruction for each type involving immediate numbers.



3.1) B-type 2) addi x5, x0, 1				
b/t x29, x5, 8				
add: x29. x291				
jal xl. loup				
4.1) jal, x21, Target, immediate = //o/oo/bo////////				
Target address = 12C+ / 101000/00/11/11/11/10				
jump and link to target address at PC-(382976), /PC-Dx2ECVI				
2) J-tupe				
5.13 111111 10101 00010 010 10000 0100011				
2) S-type				
6.1) funct 7 rs2 rs1 funce3 rd opcode				
7 bits 6 bits 6 bits 3 bits 6 bils 7 bits				
2) The length of immediate would shrink to lubits				
3) We only have labits of signed immodiate				
The branch range will shrink to -512~ 511 -1024-1022 away from PC				
-lozy-lozz away from PC				
7. 0x/000/=400 0 000000 00/01/000/00 10/00/00 10/00/1				
סטטטטס ט טטטטטט ט אסט־ן טטטטט אין די				
0x/000/5408 1111111111 80/5/000/00/0011				
Dx/000 F40 C 0000000 00 lol 1000 000 1001 0110011				
0x/000 F410   1111111 000   1111111 00000 1101111				
Dx/000/-4/4				

```
8.
                   <mark>ule</mark> registerFile (readRegister1, readRegister2, writeRegister, writeData, regWrite, readData1, readData2, clock);
                    parameter addr_width = 5;
                    parameter number = 2**addr_width;
                                             readData1, readData2;
                    input [width-1:0]
                                             writeData;
                           [addr_width-1:0] readRegister1, readRegister2, writeRegister;
                                             regWrite, clock;
                   reg [width-1:0] readData1, readData2;
reg [width-1:0] memory [number-1:0];
                    always @(posedge clock) begin
                       readData1 = 'bz;
readData2 = 'bz;
                        if (regWrite) memory[writeRegister] = writeData;
                            readData1 = memory[readRegister1];
                            readData2 = memory[readRegister2];
               module tb_;
               parameter addr_width = 5;
               wire [width-1:0]
                                       readData1, readData2;
                                       writeData;
               reg [addr_width-1:0] readRegister1, readRegister2, writeRegister;
                                       regWrite, clock;
              registerFile RF (
                  .readData2 (readData2),
.writeData (writeData),
                  .readRegister1 (readRegister1),
.readRegister2 (readRegister2),
                  .writeRegister (writeRegister),
.regWrite (regWrite),
              localparam CLK_PERIOD = 100;
always #(CLK_PERIOD/2) clock=~clock;
                  $dumpfile("tb_.vcd");
$dumpvars(0, tb_);
                  #100 writeData = readData1 + readData2; regWrite = 1;
#100 regWrite = 0;
                  #100 readRegister1 = 9;
#100 $finish;
```



```
dule immGen (instruct, extend);
   output reg [width-1:0] extend;
   always @(instruct) begin
       else extend = 32'b111111111111111111111000000000000 + instruct[31:20];
       7'b0001111: // I
           if (!instruct[31]) extend = instruct[31:20];
           else extend = 32'b111111111111111111111000000000000 + instruct[31:20];
       7'b0010011: // I with sign
if (instruct[14:12] == 3'b011 | !instruct[31]) extend = instruct[31:20];
           else extend = 32'b111111111111111111111000000000000 + instruct[31:20];
       7'b0010111: //
           if (!instruct[31]) extend = instruct[31:12];
           else extend = 32'b11111111111111111111110000000000000 + instruct[11:7] + instruct[31:25]*2**5;
       if (linstruct[31] | instruct[14:13] == 2'b11) extend = instruct[31]*2**11 + instruct[7]*2**10 + instruct[30:25]*2**4 + instruct[11:8]; else extend = 32'b111111111111111111111110000000000000 + instruct[31]*2**11 + instruct[7]*2**10 + instruct[30:25]*2**4 + instruct[11:8];
       7'b1100111: //
          if (!instruct[31]) extend = instruct[31:20];
           else extend = 32'b111111111111111111111000000000000 + instruct[31:20];
       7'b1101111: /
          if (linstruct[31]) extend = instruct[31]*2**19 + instruct[19:12]*2**11 + instruct[20]*2**10 + instruct[30:21];
           7'b1110011: //
          if (!instruct[31]) extend = instruct[31:20];
else extend = 32'b1111111111111111111111000000000000 + instruct[31:20];
parameter width = 32;
reg [width-1:0]
                  instruct;
immGen IG (
    .extend (extend),
initial begin
    $dumpfile("tb_.vcd");
    $dumpvars(0, tb_);
#100 instruct = 32'b000100100101101000101101000110111;
#100 instruct = 32'b0000000111000000000000011101111;
   #100 $finish:
```

