Final Exam (Embedded System)

이진서


Dept. of Computer Science

Sookmyung Women's University

About My Selected Algorithm

- Explain what algorithm I select
 - *****CRC
 - ❖ A Cyclic Redundancy Check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data.
 - ❖ In this project, I selected CRC-16.
- Explain why I select the algorithm
 - ❖ CRC : 네트워크 보안 시간에 배운 후, 에러 검출은 매우 중요한 단계라고 생각했고 알고리즘으로 구현해보고 싶었다
 - ❖CRC-16: 보통 CRC-16과 CRC-32 두가지가 사용되는데 One chip micro-processor에서는 CRC-16이 보통 사용된다고 하였기 때문이다.






EQUATION 1: THE CRC-16 POLYNOMIAL

$$P(x) = x^{16} + x^{15} + x^2 + 1$$


1


Block Diagram and Configuration N = 1






Block Diagram and HLSM for RTL Design of the Algorithm











One-Procedure RTL Description of the Algorithm in Verilog

```
C:/Users/SM-PC/Desktop/finalcrc/CRC_16_parallel.v (/CRC_16_parallel_test/u1) - Default :
                                                                                   27
                                                                                           crc reg[11];
                                                                                   28
                                                                                           assign next crc reg[6] = crc in[3] ^ crc in[2] ^ crc reg[13] ^
      module CRC 16 parallel(clk,rst,load,d finish,crc in,crc out);
                                                                                   29
                                                                                           crc reg[12];
                                                                                           assign next_crc_reg[7] = crc_in[2] ^ crc_in[1] ^ crc_reg[14] ^
                                                                                   30
        input clk;
                                                                                   31
                                                                                           crc reg[13];
         input rst;
                                                                                   32
                                                                                           assign next crc reg[8] = crc in[1] ^ crc in[0] ^ crc reg[15] ^ crc reg[14]
         input load;
                                                                                           ^ crc reg[0];
                                                                                   33
         input d finish;
                                                                                   34
                                                                                           assign next crc reg[9] = crc in[0] ^ crc reg[15] ^ crc reg[1];
        input [7:0] crc in;
                                                                                           assign next crc reg[14:10] = crc reg[6:2];
                                                                                   35
        output [7:0] crc out;
                                                                                   36
                                                                                           assign next crc reg[15] = (^crc in[7:0]) ^ (^crc reg[15:7]);
         reg [7:0] crc out;
         reg [15:0] crc reg;
                                                                                   37
                                                                                           always@(posedge clk) //
        reg [1:0] count;
                                                                                   38
                                                                                         □ begin
         reg [1:0] state;
                                                                                         □ case(state) //
        wire [15:0] next crc_reg; //
                                                                                            idle:begin //
                                                                                   40
  14
         parameter idle = 2'b00; //
                                                                                   41
                                                                                            if(load) //
         parameter compute = 2'b01;//
                                                                                   42
  16
                                                                                            state <= compute;
         parameter finish = 2'bl0; //
  17
                                                                                            else
  18
                                                                                   44
                                                                                            state <= idle:
  19
        assign next crc reg[0] = (^crc in[7:0]) ^ (^crc reg[15:8]);
                                                                                   45
                                                                                            end
        assign next_crc_reg[1] = (^crc_in[6:0]) ^ (^crc_reg[15:9]);
                                                                                   46
                                                                                            compute:begin
        assign next_crc_reg[2] = crc_in[7] ^ crc_in[6] ^ crc_reg[9] ^ crc_reg[8];
                                                                                   47
                                                                                            if (d finish) //
        assign next_crc_reg[3] = crc_in[6] ^ crc_in[5] ^ crc_reg[10] ^
                                                                                   48
                                                                                            state <= finish:
         crc reg[9];
                                                                                   49
                                                                                            else
        assign next crc reg[4] = crc in[5] ^ crc in[4] ^ crc reg[11] ^
  25
         crc reg[10];
                                                                                   50
                                                                                            state <= compute;
        assign next crc reg[5] = crc in[4] ^ crc in[3] ^ crc reg[12] ^
                                                                                   51
                                                                                            end
```




One-Procedure RTL Description of the Algorithm in

Verilog


```
C:/Users/SM-PC/Desktop/finalcrc/CRC_16_parallel.v (/CRC_16_parallel_test/u1) - Default * =
  Ln#
  52
           finish:begin
  53
           if(count==2)//
  54
           state <= idle:
  55
           else
  56
           state <= finish:
         end
  58
         endcase
  59
         end
          always@(posedge clk or negedge rst)//
  60
  61
           if (rst)
       □ begin
  63
           crc reg[15:0] <= 16'b0000 0000 0000 0000;//
  64
           state <= idle:
           count <= 2'b00;
           end
           else
        case (state)
       idle:begin //
  70
           crc reg[15:0] <= 16'b0000 0000 0000 0000;
           end
           compute:begin //
  73
           crc reg[15:0] <= next crc reg[15:0];</pre>
  74
           crc out[7:0] <= crc in[7:0];
  75
           end
  76
          finish:begin //
           crc_reg[15:0] <= {crc_reg[7:0],8'b0000_0000};</pre>
  78
           crc out[7:0] <= crc_reg[15:8];
   79
           end
           endcase
   80
          endmodule
  82
```



Specification of Components from Xilinx CORE Generator









☑ IE11 - Win7 [실행 중] - Oracle VM VirtualBox 파일 머신 보기 입력 장치 도움말 Xilinx - ISE - C:\CRC_16_parallel\ise\ise.ise - [CRC_16_parallel.v] ☑ File Edit View Project Source Process Window Help | M 🕑 🕊 🕊 🗱 跳 跳 跳 跳 🦞 🔘 🔘 🗎 🖹 🖺 🖺 🔞 🔞 🖠 ▼ ← Search src)


CRC_16_parallel

src X 50 state <= compute; 51 end ₩ • □ 0 Sources for: Synthesis/Implementation

■ Number of: LUTs nize ▼ ② Open ▼ New folder 52 finish:begin Resources Preserve if(count==2)// Date modified 54 state <= idle; xc2v8000-5ff1152 6/21/2022 5:59 AM V File Linear Feedback Shift Register CRC_16_parallel (C:/CRC... 6/21/2022 5:59 AM V File - 🤻 crc16_parallel_coregen (C:/C... 🐬 Parameters 🧖 Core Overview 💆 Contact 🧖 Web Links Linear Feedback Shift Register Sources Snapshots Libraries Processes: LFSR Type: Fibonacci LFSR Size: 16 Add Existing Source Feedback Gate Type: XOR Create New Source View Design Summary Polynomial Pesign Utilities User Constraints Field Polynomial Date created: 6/21/2022 6:00 AM 🗦 📢 🔯 Synthesize - XST View Synthesis Report

View RTL Schematic

View Technology Schematic P(X)=X^16+X^12+X^3+X^1+X^0 PD_OUT Check Syntax Generate Post-Synthesis Simulation Model -CLK Processes General Implementation X ○ ERROE:Xst:898 - "../src/CRC 16 parallel.v" line 63: The ○ ERROE:Xst:898 - "../src/CRC 16 parallel.v" line 64: The ○ ERROE:Xst:898 - "../src/CRC 16 parallel.v" line 65: The ○ ERROE:Xst:898 - "../src/CRC 16 parallel.v" line 68: The 1XSIZE | 0XSIZE-2 | 1XSIZE-1 0X2 $1 \, \mathrm{X}^0$ P(X) = X ^ size + X ^ size-1 + X ^ 1 + X ^ 0 < Back Next > Page 3 of 3 Errors 🛕 Warmings 🔃 Tol Console 🙀 Find in Files Browse to ../src/CRC_16_parallel.v at line 63 Generate Dismiss Data Sheet... Version Info.. This copy of Windows is not genuine EN 🛕 🔀 🛱 📮 🌓 1:26 PM 2 (Right Control







Specification of Components from Xilinx CORE Generator

```
C:/Users/SM-PC/Desktop/crc16/crc16.v (/CRC_TEST/ul) - Default
       3 ≥ 1 Driver
                                                                                                      7 • 113 ns → [ ]
       module CRC(
           input [7:0] data in,
           input load,
           input crc en,
           output [15:0] crc out,
           input rst.
           input clk);
           reg [15:0] lfsr q,lfsr c;
  10
  11
           assign crc out = lfsr q;
  12
 13
           always @(*) begin
             $display(data in);
 15
             lfsr_q[0] = lfsr_q[8] ^ lfsr_q[9] ^ lfsr_q[10] ^ lfsr_q[11] ^ lfsr_q[12] ^ lfsr_q[13] ^ lfsr_q[14]
 16
             lfsr c[1] = lfsr q[9] ^ lfsr q[10] ^ lfsr q[11] ^ lfsr q[12] ^ lfsr q[13] ^ lfsr q[14] ^ lfsr q[15]
 17
             lfsr c[2] = lfsr q[8] ^ lfsr q[9] ^ data in[0] ^ data in[1];
 18
             lfsr_c[3] = lfsr_q[9] ^ lfsr_q[10] ^ data_in[1] ^ data_in[2];
 19
             lfsr_c[4] = lfsr_q[10] ^ lfsr_q[11] ^ data_in[2] ^ data_in[3];
 20
             lfsr_c[5] = lfsr_q[11] ^ lfsr_q[12] ^ data_in[3] ^ data_in[4];
 21
             lfsr_c[6] = lfsr_q[12] ^ lfsr_q[13] ^ data_in[4] ^ data_in[5];
             lfsr_c[7] = lfsr_q[13] ^ lfsr_q[14] ^ data_in[5] ^ data_in[6];
 23
             lfsr c[8] = lfsr q[0] ^ lfsr q[14] ^ lfsr q[15] ^ data in[6] ^ data in[7];
 24
             lfsr c[9] = lfsr q[1] ^ lfsr q[15] ^ data in[7];
 25
             lfsr c[10] = lfsr q[2];
            lfsr_c[11] = lfsr_q[3];
             lfsr c[12] = lfsr q[4];
             lfsr c[13] = lfsr q[5];
             lfsr_c[14] = lfsr_q[6];
 30
             lfsr_c[15] = lfsr_q[7] ^ lfsr_q[8] ^ lfsr_q[9] ^ lfsr_q[10] ^ lfsr_q[11] ^ lfsr_q[12] ^ lfsr_q[13]
  31
  32
           end // always
  33
           always @(posedge clk, posedge rst) begin
             if (rst) begin
 36
              lfsr q <= {16{1'b1}};
 37
             end
  38
             else begin
  39
               if (load) begin
               lfsr q <= crc en ? lfsr c : lfsr q;
  41
               end
  42
             end
  43
           end // always
         endmodule // crc
```


Hierarchy of Verilog Files









Hierarchy of Verilog Files








Test-Vector Generator






Verilog-Testbench for Simulating RTL Design of the Algorithm

```
C:/Users/SM-PC/Desktop/finalcrc/CRC_16_parallel_tb.v (/CRC_16_parallel_test) - Default
  Ln#
       module CRC 16 parallel test;
          reg clk;
          reg rst;
         reg load;
         reg d finish;
         reg [7:0] crc in;
         wire [7:0] crc out;
         parameter clk period = 40;
  10
  11
          initial
  12
       begin
           #clk period clk = 1;
  13
           #clk period rst = 1;
  14
  15
           #clk period rst = 0;
           #clk period crc in[7:0] = 8'b1010 1010; //
  16
           #clk period load = 1;
           #clk period load = 0;
  18
  19
           #clk period d finish = 0;
           #(10*clk period) d finish = 1;
  20
  21
           #clk period d finish = 0;
         end
          always #(clk period/2) clk = ~clk;
         always #(clk period) crc in[7:0] = ~crc in[7:0]; //
  24
  25
          //
         CRC 16 parallel ul(.clk(clk), .rst(rst), .load(load), .d finish(d finish), .crc in(crc in), .crc out(crc out));
  26
         endmodule
  27
```



Xilinx ISE




Verilog-Testbench for Simulating RTL Design of the Algorithm


```
C:/Users/SM-PC/Desktop/crc16/crc16_tb.v (/CRC_TEST) - Default :
        3 → 1 Driver
                                                                                                         [ • 0 113 ns
        module CRC TEST;
           reg [7:0] data in;
           reg load;
            reg crc en;
           wire [15:0] crc out;
            reg rst;
           reg clk;
           parameter clk period = 100;
   8
   9
  10
           CRC ul (.data in (data in), .load(load), .crc en(crc en), .crc out(crc out), .rst(rst), .clk(clk));
  11
           initial begin
  12
  13
              clk = 1:
             load = 1;
  14
              #clk period rst = 1;
  15
              #clk period rst = 0;
  16
  17
              #clk period crc en = 1;
  18
              data in[7:0] = 8'b01010101;
  19
              #4000 data in[7:0] = 8'b10100001;
  20
              #4000 data in[7:0] = 8'b00010010;
              #4000 data in[7:0] = 8'b00110100;
  21
  22
  23
           always #(clk period) clk = ~clk;
  24
  25
         endmodule
```



Xilinx ISE








Advanced HDL Synthesis Report Macro Statistics # Registers : 16 Flip-Flops : 16 # Xors : 19 1-bit xor2 : 16 1-bit xor3 : 1 1-bit xor7 : 1 1-bit xor9 : 1

Device	utilization summary:	

Selected Device : 2v8000ff1152-5

Number o	of Slices:	12	out	of	46592	0%
Number o	of Slice Flip Flops:	16	out	of	93184	60
Number o	of 4 input LUTs:	21	out	of	93184	0%
Number o	of IOs:	28				
Number o	of bonded IOBs:	28	out	of	824	3%
Number o	of GCLKs:	1	out	of	16	6%





```
Timing Summary:
_____
Speed Grade: -5
  Minimum period: 3.118ns (Maximum Frequency: 320.718MHz)
  Minimum input arrival time before clock: 5.294ns
  Maximum output required time after clock: 5.080ns
  Maximum combinational path delay: No path found
Timing Detail:
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'clk'
 Clock period: 3.118ns (frequency: 320.718MHz)
Total number of paths / destination ports: 46 / 16
Delav:
                3.118ns (Levels of Logic = 2)
 Source: lfsr q 9 (FF)
 Destination: lfsr q 1 (FF)
 Source Clock: clk rising
 Destination Clock: clk rising
 Data Path: lfsr_q_9 to lfsr_q_1
                           Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
                  4 0.494 0.898 lfsr q 9 (lfsr q 9)
    FDPE:C->Q
    LUT4 D:I0->0 2 0.382 0.640 lfsr c<0>253 (lfsr c<0>2 map38)
    LUT4:I2->0 1 0.382 0.000 lfsr_c<15> (lfsr_c<15>)
                          0.322
                                       lfsr q 15
   Total
                          3.118ns (1.580ns logic, 1.538ns route)
                                 (50.7% logic, 49.3% route)
```



Hardware Performance Evaluation

Analysis	Total Cycle Counts	Critical Path Delay /Operating Frequency	Execution Time (Cycle Count x Critical Path Delay)
Hardware (<i>One-Procedure RTL)</i>	6	Minimum period: 3.118ns (Maximum Frequency: 320.718MHz)	6 X 3.118 ns = 18.708 ns

