

Final Exam (Embedded System)

이진서

Dept. of Computer Science

Sookmyung Women's University



About My Selected Algorithm

- Explain what algorithm I select

- ❖CRC

- ❖ A Cyclic Redundancy Check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data.


- ❖ In this project, I selected CRC-16.

- Explain why I select the algorithm

- ❖ CRC : 네트워크 보안 시간에 배운 후, 에러 검출은 매우 중요한 단계라고 생각했고 알고리즘으로 구현해보고 싶었다

- ❖CRC-16 : 보통 CRC-16과 CRC-32 두가지가 사용되는데 One chip micro-processor에서는 CRC-16이 보통 사용된다고 하였기 때문이다.







EQUATION 1: THE CRC-16 POLYNOMIAL



$$P(x) = x^{16} + x^{15} + x^2 + 1$$



Block Diagram and Configuration N = 16



Block Diagram and HLSM for RTL Design of the Algorithm



$$\begin{array}{r}
 x^{16} + x^{12} + x^5 + 1 \quad \Bigg| \quad \begin{array}{l} x^{22} + x^{19} + x^{18} + x^{15} + x^{13} + x^{11} + x^9 + x^6 + x^4 + x^3 + x^2 + 1 \\ x^{38} + x^{35} + x^{30} + x^{29} + x^{27} + x^{24} + x^{21} + x^{16} \\ - x^{38} + x^{34} + x^{31} + x^{27} + x^{22} + x^{21} + x^{16} \\ \hline x^{35} + x^{34} + x^{31} + x^{29} + x^{24} + x^{22} + x^{19} + x^{16} \\ - x^{34} + x^{31} + x^{30} + x^{27} + x^{24} + x^{23} + x^{19} + x^{16} \\ \hline x^{31} + x^{27} + x^{23} + x^{22} + x^{21} + x^{19} + x^{18} + x^{16} \\ - x^{31} + x^{27} + x^{23} + x^{22} + x^{21} + x^{20} + x^{19} + x^{16} + x^{15} \\ \hline x^{29} + x^{27} + x^{23} + x^{22} + x^{21} + x^{20} + x^{19} + x^{16} + x^{15} \\ - x^{29} + x^{27} + x^{23} + x^{22} + x^{21} + x^{20} + x^{19} + x^{16} + x^{15} \\ \hline x^{27} + x^{25} + x^{23} + x^{22} + x^{21} + x^{20} + x^{19} + x^{16} + x^{15} \\ - x^{27} + x^{25} + x^{23} + x^{22} + x^{21} + x^{20} + x^{19} + x^{16} + x^{15} \\ \hline x^{25} + x^{22} + x^{21} + x^{20} + x^{19} + x^{15} + x^{13} + x^{11} \\ - x^{25} + x^{22} + x^{21} + x^{20} + x^{19} + x^{15} + x^{13} + x^{11} \\ \hline x^{22} + x^{20} + x^{19} + x^{15} + x^{14} + x^{13} + x^{11} + x^9 \\ - x^{22} + x^{20} + x^{19} + x^{15} + x^{14} + x^{13} + x^{11} + x^9 \\ \hline x^{20} + x^{19} + x^{18} + x^{15} + x^{14} + x^{13} + x^{11} + x^9 + x^6 \\ - x^{20} + x^{19} + x^{18} + x^{15} + x^{14} + x^{13} + x^{11} + x^9 + x^6 \\ \hline x^{19} + x^{18} + x^{15} + x^{14} + x^{13} + x^{11} + x^9 + x^6 + x^4 \\ - x^{19} + x^{18} + x^{15} + x^{14} + x^{13} + x^{11} + x^9 + x^6 + x^4 \\ \hline x^{18} + x^{16} + x^{14} + x^{13} + x^{11} + x^9 + x^6 + x^4 + x^3 \\ - x^{18} + x^{16} + x^{14} + x^{13} + x^{11} + x^9 + x^6 + x^4 + x^3 \\ \hline x^{16} + x^{13} + x^{12} + x^{11} + x^{10} + x^9 + x^8 + x^7 + x^6 + x^5 + x^4 + x^3 + x^2 \\ - x^{16} + x^{13} + x^{12} + x^{11} + x^{10} + x^9 + x^8 + x^7 + x^6 + x^5 + x^4 + x^3 + x^2 \\ \hline x^{13} + x^{12} + x^{11} + x^{10} + x^9 + x^8 + x^7 + x^6 + x^5 + x^4 + x^3 + x^2 + 1 \\ - x^{13} + x^{12} + x^{11} + x^{10} + x^9 + x^8 + x^7 + x^6 + x^5 + x^4 + x^3 + x^2 + 1 \\ \hline 0001100011111101
 \end{array}
 \end{array}$$



One-Procedure RTL Description of the Algorithm in Verilog

```
M C:/Users/SM-PC/Desktop/finalcrc/CRC_16_parallel.v (/CRC_16_parallel_test/u1) - Default
Ln#
1 module CRC_16_parallel(clk,rst,load,d_finish,crc_in,crc_out);
2
3   input clk;
4   input rst;
5   input load;
6   input d_finish;
7   input [7:0] crc_in;
8   output [7:0] crc_out;
9   reg [7:0] crc_out;
10  reg [15:0] crc_reg;
11  reg [1:0] count;
12  reg [1:0] state;
13  wire [15:0] next_crc_reg; //
14  parameter idle = 2'b00; //
15  parameter compute = 2'b01; //
16  parameter finish = 2'b10; //
17  //
18
19  assign next_crc_reg[0] = (^crc_in[7:0]) ^ (^crc_reg[15:8]);
20  assign next_crc_reg[1] = (^crc_in[6:0]) ^ (^crc_reg[15:9]);
21  assign next_crc_reg[2] = crc_in[7] ^ crc_in[6] ^ crc_reg[9] ^ crc_reg[8];
22  assign next_crc_reg[3] = crc_in[6] ^ crc_in[5] ^ crc_reg[10] ^
23  crc_reg[9];
24  assign next_crc_reg[4] = crc_in[5] ^ crc_in[4] ^ crc_reg[11] ^
25  crc_reg[10];
26  assign next_crc_reg[5] = crc_in[4] ^ crc_in[3] ^ crc_reg[12] ^
```

```
27  crc_reg[11];
28  assign next_crc_reg[6] = crc_in[3] ^ crc_in[2] ^ crc_reg[13] ^
29  crc_reg[12];
30  assign next_crc_reg[7] = crc_in[2] ^ crc_in[1] ^ crc_reg[14] ^
31  crc_reg[13];
32  assign next_crc_reg[8] = crc_in[1] ^ crc_in[0] ^ crc_reg[15] ^ crc_reg[14]
33  ^ crc_reg[0];
34  assign next_crc_reg[9] = crc_in[0] ^ crc_reg[15] ^ crc_reg[1];
35  assign next_crc_reg[14:10] = crc_reg[6:2];
36  assign next_crc_reg[15] = (^crc_in[7:0]) ^ (^crc_reg[15:7]);
37  always@(posedge clk) //
38  begin
39    case(state) //
40    idle:begin //
41      if(load) //
42        state <= compute;
43      else
44        state <= idle;
45    end
46    compute:begin
47      if(d_finish)//
48        state <= finish;
49      else
50        state <= compute;
51    end
```



One-Procedure RTL Description of the Algorithm in Verilog

```
M C:/Users/SM-PC/Desktop/finalcrc/CRC_16_parallel.v (/CRC_16_parallel_test/u1) - Default * =
Ln#
52  finish:begin
53      if(count==2)//
54          state <= idle;
55      else
56          state <= finish;
57      end
58  endcase
59  end
60  always@(posedge clk or negedge rst)//
61      if(rst)
62      begin
63          crc_reg[15:0] <= 16'b0000_0000_0000_0000;//
64          state <= idle;
65          count <= 2'b00;
66      end
67      else
68      case(state)
69      idle:begin //
70          crc_reg[15:0] <= 16'b0000_0000_0000_0000;
71      end
72      compute:begin //
73          crc_reg[15:0]<= next_crc_reg[15:0];
74          crc_out[7:0] <= crc_in[7:0];
75      end
76      finish:begin //
77          crc_reg[15:0] <= {crc_reg[7:0],8'b0000_0000};
78          crc_out[7:0] <= crc_reg[15:8];
79      end
80      endcase
81  endmodule
82
```



Specification of Components from Xilinx CORE Generator

IE11 - Win7 [실행 중] - Oracle VM VirtualBox

파일 머신 보기 입력 장치 도움말

Xilinx - ISE - C:\CRC_16_parallel\ise\ise - [CRC_16_parallel.v]

File Edit View Project Source Process Window Help

Sources

Sources for: Synthesis/Implementation Number of: LUTs

Hierarchy

Resources Preserve

xc2v8000-5f1152

CRC_16_parallel C:\CRC_16_parallel\src

crc16_parallel_coregen C:\CRC_16_parallel\src

Processes

Processes:

- Add Existing Source
- Create New Source
- View Design Summary
- Design Utilities
- User Constraints
- Synthesize - XST
- View Synthesis Report
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis Simulation Model
- Implement Design

ERROR: Xst: 898 - ".../src/CRC_16_parallel.v" line 63: The

ERROR: Xst: 898 - ".../src/CRC_16_parallel.v" line 64: The

ERROR: Xst: 898 - ".../src/CRC_16_parallel.v" line 65: The

ERROR: Xst: 898 - ".../src/CRC_16_parallel.v" line 68: The

Transcript

Console Errors Warnings Tcl Console Find in Files

Browse to: .../src/CRC_16_parallel.v at line 63

Linear Feedback Shift Register

Parameters Core Overview Contact Web Links

LogiCORE

Linear Feedback Shift Register

Component Name: crc16_parallel_coregen

Implementation Options

General Implementation

- ☐ SRL16
- ☒ Registers

LFSR Type

- ☐ Fibonacci
- ☒ Galois

LFSR Size

16

Valid Range 2..168

Feedback Gate Type

- ☒ XOR
- ☐ XNOR

Output Type

- ☐ Serial
- ☒ Parallel

Load Type

- ☐ None
- ☐ Serial
- ☒ Parallel

Special Features

- ☒ Use Maximum Length Logic
- ☐ Use Counter for Max Length Logic

Layout

- ☐ Create RPM

Generate Dismiss Data Sheet... Version Info...

Page 1 of 3

Windows 7

Windows License is expired

Build 7601

This copy of Windows is not genuine

1:26 PM

6/21/2022

Right Control

Xilinx ISE - C:\CRC_16_parallel\ise\ise - [CRC_16_parallel.v]

File Edit View Project Source Process Window Help

Sources

Sources for: Synthesis/Implementation Number of LUTs

Hierarchy

xc2v8000-5f1152

CRC_16_parallel (C:/CRC_16_parallel)

crc16_parallel_coregen (C:/CRC_16_parallel)

Processes

Processes:

- Add Existing Source
- Create New Source
- View Design Summary
- Design Utilities
- User Constraints
- Synthesize - XST
- View Synthesis Report
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis Simulation Model
- Implement Design

ERROR: Xst:898 - ".../src/CRC_16_parallel.v" line 63: The

ERROR: Xst:898 - ".../src/CRC_16_parallel.v" line 64: The

ERROR: Xst:898 - ".../src/CRC_16_parallel.v" line 65: The

ERROR: Xst:898 - ".../src/CRC_16_parallel.v" line 68: The

Transcript

Console Errors Warnings Tcl Tcl Console Find in Files

Browse to ../src/CRC_16_parallel.v at line 63

Linear Feedback Shift Register

Parameters Core Overview Contact Web Links

logiCORE

Linear Feedback Shift Register

Optional Ports

☒ Asynchronous Reset

Asynchronous Reset Value FFFF

☐ Synchronous Reset

Synchronous Reset Value FFFF

Optional Pins

☒ Clock Enable

☐ Data Valid Output

☐ New Seed Output

☐ Terminal Count Output

PD_IN PD_OUT

SD_IN SD_OUT

LOAD

CE TERM_CNT

CLK DATA_VALID

NEW_SEED

AINIT SINIT

< Back Next >

Page 2 of 3

Generate Dismiss Data Sheet... Version Info...

Windows 7

Windows License is expired

Build 7601

This copy of Windows is not genuine

1:26 PM

6/21/2022

Right Control

The screenshot displays the Xilinx ISE environment. The main window shows the 'Linear Feedback Shift Register' configuration. The 'Information' tab is active, showing the LFSR Type as Fibonacci, LFSR Size as 16, and Feedback Gate Type as XOR. The 'Polynomial' tab shows the Field Polynomial as 100B and the polynomial equation $P(X) = X^{16} + X^{12} + X^3 + X^1 + X^0$. The 'General Implementation' tab shows a block diagram of the LFSR with inputs PD_IN, PD_OUT, SD_IN, SD_OUT, LOAD, CE, CLK, TERM_CNT, DATA_VALID, and NEW_SEED. The diagram includes a shift register with 16 stages, each with a D input and a Q output. The feedback is taken from the 16th stage and combined with the outputs of the 12th, 3rd, and 1st stages to form the next state. The polynomial equation is $P(X) = X^{16} + X^{12} + X^3 + X^1 + X^0$.

The console window at the bottom left shows several error messages:

```
ERROR:Xst:898 - "../src/CRC_16_parallel.v" line 63: The
ERROR:Xst:898 - "../src/CRC_16_parallel.v" line 64: The
ERROR:Xst:898 - "../src/CRC_16_parallel.v" line 65: The
ERROR:Xst:898 - "../src/CRC_16_parallel.v" line 68: The
```

The console window also shows the command 'Browse to ../src/CRC_16_parallel.v at line 63'.

The background shows a Windows 7 desktop with a blue wallpaper and a taskbar with various icons. A Windows 7 watermark is visible in the bottom right corner.

Xilinx - ISE - C:\CRC_16_parallel\ise\ise - [CRC_16_parallel.v]

File Edit View Project Source Process Window Help

Sources

Sources for: Synthesis/Implementation Number of: LUTs

Hierarchy

Resources Preserve

xc2v8000-5ff1152

CRC_16_parallel (C:/CRC_16_parallel)

crc16_parallel_coregen (C:/CRC_16_parallel)

Processes

Processes:

- Add Existing Source
- Create New Source
- View Design Summary
- Design Utilities
- User Constraints
- Synthesize - XST
- View Synthesis Report
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis Simulation Model
- Implement Design

```
50 state <= compute;
51 end
52 finish:begin
53 if(count==2)//
54 state <= idle;
55 else
56 state <= finish;
57 end
58 endcase
59 end
60 always@(posedge clk or negedge rst)//
61 if(rst)
62 begin
63 crc_reg[15:0] <= 16'b0000_0000_0000_0000;//
64 state <= idle;
65 count <= 2'b00;
66 end
67 else
68 case(state)
69 idle:begin //
70 crc_reg[15:0] <= 16'b0000_0000_0000_0000;
71 end
72 compute:begin //
73 crc_reg[15:0] <= next_crc_reg[15:0];
74 crc_out[7:0] <= crc_in[7:0];
75 end
76 finish:begin //
77 crc_reg[15:0] <= {crc_reg[7:0],8'b0000_0000};
78 crc_out[7:0] <= crc_reg[15:8];
79 end
80 endcase
81 end
```

ERROR:Xst:898 - "../src/CRC_16_parallel.v" line 63: The reset or set test condition for <crc_reg> is incompatible with the reset or set condition for <state>.

ERROR:Xst:898 - "../src/CRC_16_parallel.v" line 64: The reset or set test condition for <state> is incompatible with the reset or set condition for <count>.

ERROR:Xst:898 - "../src/CRC_16_parallel.v" line 65: The reset or set test condition for <count> is incompatible with the reset or set condition for <crc_out>.

ERROR:Xst:898 - "../src/CRC_16_parallel.v" line 68: The reset or set test condition for <crc_out> is incompatible with the reset or set condition for <state>.

Design Summary CRC_16_parallel.v Synthesis Report

Console Errors Warnings Tcl Console Find in Files

Browse to ../src/CRC_16_parallel.v at line 63

Ln 68 Col 1 CAPS NUM SCRL Verilog

Xilinx CORE Generator

Part: xc2v8000-5ff1152 Design Entry: Verilog



Date created: 6/21/2022 6:00 AM

Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved.



Specification of Components from Xilinx CORE Generator

```
C:/Users/SM-PC/Desktop/crc16/crc16.v (/CRC_TEST/ul) - Default
Ln# 1 Driver
1 module CRC(
2   input [7:0] data_in,
3   input load,
4   input crc_en,
5   output [15:0] crc_out,
6   input rst,
7   input clk);
8
9   reg [15:0] lfsr_q, lfsr_c;
10
11   assign crc_out = lfsr_q;
12
13   always @(*) begin
14     $display(data_in);
15     lfsr_c[0] = lfsr_q[8] ^ lfsr_q[9] ^ lfsr_q[10] ^ lfsr_q[11] ^ lfsr_q[12] ^ lfsr_q[13] ^ lfsr_q[14]
16     lfsr_c[1] = lfsr_q[9] ^ lfsr_q[10] ^ lfsr_q[11] ^ lfsr_q[12] ^ lfsr_q[13] ^ lfsr_q[14] ^ lfsr_q[15]
17     lfsr_c[2] = lfsr_q[8] ^ lfsr_q[9] ^ data_in[0] ^ data_in[1];
18     lfsr_c[3] = lfsr_q[9] ^ lfsr_q[10] ^ data_in[1] ^ data_in[2];
19     lfsr_c[4] = lfsr_q[10] ^ lfsr_q[11] ^ data_in[2] ^ data_in[3];
20     lfsr_c[5] = lfsr_q[11] ^ lfsr_q[12] ^ data_in[3] ^ data_in[4];
21     lfsr_c[6] = lfsr_q[12] ^ lfsr_q[13] ^ data_in[4] ^ data_in[5];
22     lfsr_c[7] = lfsr_q[13] ^ lfsr_q[14] ^ data_in[5] ^ data_in[6];
23     lfsr_c[8] = lfsr_q[0] ^ lfsr_q[14] ^ lfsr_q[15] ^ data_in[6] ^ data_in[7];
24     lfsr_c[9] = lfsr_q[1] ^ lfsr_q[15] ^ data_in[7];
25     lfsr_c[10] = lfsr_q[2];
26     lfsr_c[11] = lfsr_q[3];
27     lfsr_c[12] = lfsr_q[4];
28     lfsr_c[13] = lfsr_q[5];
29     lfsr_c[14] = lfsr_q[6];
30     lfsr_c[15] = lfsr_q[7] ^ lfsr_q[8] ^ lfsr_q[9] ^ lfsr_q[10] ^ lfsr_q[11] ^ lfsr_q[12] ^ lfsr_q[13]
31
32   end // always
33
34   always @(posedge clk, posedge rst) begin
35     if(rst) begin
36       lfsr_q <= {16{1'b1}};
37     end
38     else begin
39       if(load) begin
40         lfsr_q <= crc_en ? lfsr_c : lfsr_q;
41       end
42     end
43   end // always
44
45 endmodule // crc
```

Hierarchy of Verilog Files



Hierarchy of Verilog Files



Test-Vector Generator

Chapters - R x +

https://replit.com/@wlstj9964/NuttyNiceChapters#main.c

lstj9964 / NuttyNiceChapters

Run

Chapters C ↺

Run

ceChapters C ↺

Run

main.c x

```
1 #include <stdio.h>
2 #define POLYNOMIAL 0x8005
3 // #define USE_CRC_TABLE
4 #ifndef USE_CRC_TABLE
5
6 static unsigned short crc_table[256];
7
8 #else
9
10 static unsigned short crc_table[256] = { 0x0000,
11 0x8005, 0x800F, 0x000A, 0x801B, 0x001E, 0x0014, 0x8011,
12 0x8033, 0x0036, 0x003C, 0x8039, 0x0028, 0x802D, 0x8027,
13 0x0022, 0x8063, 0x0066, 0x006C, 0x8069, 0x0078, 0x807D,
14 0x8077, 0x0072, 0x0050, 0x8055, 0x805F, 0x005A, 0x804B,
15 0x004E, 0x0044, 0x8041, 0x80C3, 0x00C6, 0x00CC, 0x80C9,
16 0x00D8, 0x80DD, 0x80D7, 0x00D2, 0x00F0, 0x80F5, 0x80FF,
17 0x00FA, 0x80EB, 0x00EE, 0x00E4, 0x80E1, 0x00A0, 0x80A5,
18 0x80AF, 0x00AA, 0x80BB, 0x00BE, 0x00B4, 0x80B1, 0x8093,
19 0x0096, 0x009C, 0x8099, 0x0088, 0x808D, 0x8087, 0x0082,
20 0x8183, 0x0186, 0x018C, 0x8189, 0x0198, 0x819D, 0x8197,
21 0x0192, 0x01B0, 0x81B5, 0x81BF, 0x01BA, 0x81AB, 0x01AE,
22 0x01A4, 0x81A1, 0x01E0, 0x81E5, 0x81EF, 0x01EA, 0x81FB,
23 0x01FE, 0x01F4, 0x81F1, 0x81D3, 0x01D6, 0x01DC, 0x81D9,
24 0x01C8, 0x81CD, 0x81C7, 0x01C2, 0x0140, 0x8145, 0x814F,
25 0x014A, 0x815B, 0x015E, 0x0154, 0x8151, 0x8173, 0x0176,
26 0x017C, 0x8179, 0x0168, 0x816D, 0x8167, 0x0162, 0x8123,
27 0x0126, 0x012C, 0x8129, 0x0138, 0x813D, 0x8137, 0x0132,
28 0x0110, 0x8115, 0x811F, 0x011A, 0x810B, 0x010E, 0x0104,
29 0x8101, 0x8303, 0x0306, 0x030C, 0x8309, 0x0318, 0x831D,
30 0x8317, 0x0312, 0x0330, 0x8335, 0x833F, 0x033A, 0x832B,
31 0x032E, 0x0324, 0x8321, 0x0360, 0x8365, 0x836F, 0x036A,
32 0x837B, 0x037E, 0x0374, 0x8371, 0x8353, 0x0356, 0x035C,
33 0x8350, 0x0348, 0x834D, 0x8347, 0x0343, 0x83C0, 0x83C5,
```

main.c x

```
34 0x83CF, 0x03CA, 0x83DB, 0x03DE, 0x03D4, 0x83D1, 0x83F3,
35 0x03F6, 0x03FC, 0x83F9, 0x03E8, 0x83ED, 0x83E7, 0x03E2,
36 0x83A3, 0x03A6, 0x03AC, 0x83A9, 0x03B8, 0x83BD, 0x83B7,
37 0x03B2, 0x0390, 0x8395, 0x839F, 0x039A, 0x838B, 0x038E,
38 0x0384, 0x8381, 0x0280, 0x8285, 0x828F, 0x028A, 0x829B,
39 0x029E, 0x0294, 0x8291, 0x82B3, 0x02B6, 0x02BC, 0x82B9,
40 0x02A8, 0x82AD, 0x82A7, 0x02A2, 0x82E3, 0x02E6, 0x02EC,
41 0x82E9, 0x02F8, 0x82FD, 0x82F7, 0x02F2, 0x02D0, 0x82D5,
42 0x82DF, 0x02DA, 0x82CB, 0x02CE, 0x02C4, 0x82C1, 0x8243,
43 0x0246, 0x024C, 0x8249, 0x0258, 0x825D, 0x8257, 0x0252,
44 0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264,
45 0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
46 0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208,
47 0x820D, 0x8207, 0x0202 };
48 #endif
49
50 void gen_crc_table();
51 unsigned short update_crc(unsigned short crc_accum, unsigned
char* data_blk_ptr,
52 unsigned short data_blk_size);
53
54
55 void gen_crc_table()
56 {
57 #ifndef USE_CRC_TABLE
58 register unsigned short i, j;
59 register unsigned short crc_accum;
60
61 /* 0 ~ 255 까지의 CRC를 미리 계산 */
62 /* ex) i=2 이면 0x020000 을 polynomial로 CRC 나눗셈 하는 것임
*/
63 for (i = 0; i < 256; i++)
64 {
```

main.c x

```
62 /* ex) i=2 이면 0x020000 을 polynomial로 CRC 나눗셈 하는 것임
*/
63 for (i = 0; i < 256; i++)
64 {
65 crc_accum = ((unsigned short)i << 8);
66 /* CRC나눗셈이 가능하도록 8-bit shift */
67 for (j = 0; j < 8; j++)
68 {
69 /* 나머지의 MSB가 1인지 검사 */
70 if (crc_accum & 0x8000L)
71 crc_accum = (crc_accum << 1) ^ POLYNOMIAL;
72 /* 참이면 1-bit shift하고 polynomial을 빼줌(==XOR) */
73 else
74 crc_accum = (crc_accum << 1);
75 /* 거짓이면 1-bit shift만 함*/
76 }
77 /* 결과적으로 총 16-bit가 shift 되었고 */
78 /* 나머지만 남게 됨 */
79 crc_table[i] = crc_accum;
80
81 //printf("%03d=%04x, ", i, crc_accum);
82 //if(i%7 == 0)
83 // printf("\n");
84 }
85 #endif
86 return;
87 }
88
89
90 /*
91 이전에 계산한 CRC 값을 추가된 데이터에 맞춰 갱신함
92 이전:
93 0000 0000 0000 0000
```


main.c x

```
92 이전:
93     8005 | XX 00 00
94     | | yy yy ----> CRC
95
96 갱신:
97     8005 | XX ZZ 00 00
98     | | yy yy 00
99     | | ww ww ----> CRC'
100 */
101 unsigned short update_crc(unsigned short crc_accum, uns
char* data_blk_ptr, unsigned short data_blk_size)
102 {
103     register unsigned short i, j;
104     for (j = 0; j < data_blk_size; j++)
105     {
106         /* 추가된 데이터 ZZ는 */
107         /* 이전 계산시 나머지항의 상위 바이트와 */
108         /* 자리수가 맞으므로 그 둘을 합하고 다시 */
109         /* 그 자리까지의 나머지를 구함 */
110         i = ((unsigned short)(crc_accum >> 8) ^ *data_blk_ptr
& 0xff);
111         crc_accum = (crc_accum << 8) ^ crc_table[i];
112         /* 나머지항의 하위 바이트는 뒤에 0x00 이 */
113         /* 추가되어 자리수가 올라가고 앞자리의 */
114         /* 나머지와 더해짐 */
115
116         printf("crc: %05d\n", crc_accum);
117     }
118 }
119 printf("\n");
120 return crc_accum;
121 }
122
```

main.c x

```
104 /* 나머지와 더해짐 */
105
106 printf("crc: %0x\n", crc_accum);
107 }
108 printf("\n");
109 return crc_accum;
110 }
111
112 /*****
113 CRC-16 test sample
114 *****/
115 int main() {
116     unsigned short crc, check;
117     unsigned char in_frame[20];
118
119     gen_crc_table();
120
121     /* 임의 데이터 생성 */
122     in_frame[0] = 0x55;
123     in_frame[1] = 0xA1;
124     in_frame[2] = 0x12;
125     in_frame[3] = 0x34;
126     for (int i = 0; i < 4; i++){
127         crc = update_crc(0, &in_frame[i], 1);
128     }
129     crc = update_crc(0, in_frame, 4);
130     printf("in_frame crc: %04x", crc);
131     return crc;
132 }
```

Console Shell

```
> clang-7 -pthread -lm -o main main.c
> ./main
crc: 1fe
crc: 83c5
crc: 6c
crc: 80bb
crc: 1fe
crc: fdc0
crc: 4261
crc: e037
in frame crc: e037exit status 55
>
```

Verilog-Testbench for Simulating RTL Design of the Algorithm


```
M C:/Users/SM-PC/Desktop/finalcrc/CRC_16_parallel_tb.v (/CRC_16_parallel_test) - Default
Ln#
1  //
2  module CRC_16_parallel_test;
3  reg clk;
4  reg rst;
5  reg load;
6  reg d_finish;
7  reg [7:0] crc_in;
8  wire [7:0] crc_out;
9  parameter clk_period = 40;
10
11  initial
12  begin
13      #clk_period clk = 1;
14      #clk_period rst = 1;
15      #clk_period rst = 0;
16      #clk_period crc_in[7:0] = 8'b1010_1010; //
17      #clk_period load = 1;
18      #clk_period load = 0;
19      #clk_period d_finish = 0;
20      #(10*clk_period) d_finish = 1;
21      #clk_period d_finish = 0;
22  end
23  always #(clk_period/2) clk = ~clk;
24  always #(clk_period) crc_in[7:0] = ~crc_in[7:0]; //
25  //
26  CRC_16_parallel ul(.clk(clk), .rst(rst), .load(load), .d_finish(d_finish), .crc_in(crc_in), .crc_out(crc_out));
27  endmodule
```



The timing diagram displays digital signals over time. The top section shows a sequence of signals labeled 8'h55, 8'haa, 8'h55, 8'haa, 8'h55, 8'haa. The bottom section shows a sequence of signals labeled 8'haa, 8'h55, 8'haa, 8'hf4, 8'hec, 8'h00. The time axis is marked with 700 ns, 800 ns, and 900 ns.



Verilog-Testbench for Simulating RTL Design of the Algorithm




The image shows a screenshot of a Verilog testbench for a CRC algorithm simulation. The window title is "C:/Users/SM-PC/Desktop/crc16/crc16_tb.v (/CRC_TEST) - Default". The code is as follows:

```
1 module CRC_TEST;
2     reg [7:0] data_in;
3     reg load;
4     reg crc_en;
5     wire [15:0] crc_out;
6     reg rst;
7     reg clk;
8     parameter clk_period = 100;
9
10    CRC ul(.data_in(data_in), .load(load), .crc_en(crc_en), .crc_out(crc_out), .rst(rst), .clk(clk));
11
12    initial begin
13        clk = 1;
14        load = 1;
15        #clk_period rst = 1;
16        #clk_period rst = 0;
17        #clk_period crc_en = 1;
18        data_in[7:0] = 8'b01010101;
19        #4000 data_in[7:0] = 8'b10100001;
20        #4000 data_in[7:0] = 8'b00010010;
21        #4000 data_in[7:0] = 8'b00110100;
22    end
23    always #clk_period clk = ~clk;
24
25 endmodule
```

The code defines a module `CRC_TEST` that instantiates a CRC module `CRC ul`. It includes registers for `data_in`, `load`, `rst`, `clk`, and `crc_en`, and a wire for `crc_out`. A parameter `clk_period` is set to 100. The testbench initializes `clk` to 1 and `load` to 1. It then sets `rst` to 1 for one clock period, then to 0. It sets `crc_en` to 1 for one clock period. It then provides four different 8-bit data inputs to `data_in` at intervals of 4000 clock cycles. Finally, it toggles `clk` every `clk_period` clock cycles.

Xilinx ISE



- Create New Source
- View Design Summary
- Design Utilities
- User Constraints
- Synthesize - XST
- View Synthesis Report
- View RTL Schematic
- View Technology Schematic
- Check Syntax

Advanced HDL Synthesis Report

Macro Statistics










# Registers	: 16
Flip-Flops	: 16
# Xors	: 19
1-bit xor2	: 16
1-bit xor3	: 1
1-bit xor7	: 1
1-bit xor9	: 1

Device utilization summary:

Selected Device : 2v8000ff1152-5

Number of Slices:	12	out of	46592	0%
Number of Slice Flip Flops:	16	out of	93184	0%
Number of 4 input LUTs:	21	out of	93184	0%
Number of IOs:	28			
Number of bonded IOBs:	28	out of	824	3%
Number of GCLKs:	1	out of	16	6%



-  Create New Source
-  View Design Summary
-  Design Utilities
-  User Constraints
-  Synthesize - XST
-  View Synthesis Report
-  View RTL Schematic
-  View Technology Schematic
-  Check Syntax

Timing Summary:

Speed Grade: -5

Minimum period: 3.118ns (Maximum Frequency: 320.718MHz)
 Minimum input arrival time before clock: 5.294ns
 Maximum output required time after clock: 5.080ns
 Maximum combinational path delay: No path found

Timing Detail:

All values displayed in nanoseconds (ns)

Timing constraint: Default period analysis for Clock 'clk'

Clock period: 3.118ns (frequency: 320.718MHz)

Total number of paths / destination ports: 46 / 16

Delay: 3.118ns (Levels of Logic = 2)

Source: lfsr_q_9 (FF)

Destination: lfsr_q_1 (FF)

Source Clock: clk rising

Destination Clock: clk rising

Data Path: lfsr_q_9 to lfsr_q_1

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
FDPE:C->Q	4	0.494	0.898	lfsr_q_9 (lfsr_q_9)
LUT4_D:I0->O	2	0.382	0.640	lfsr_c<0>253 (lfsr_c<0>2_map38)
LUT4:I2->O	1	0.382	0.000	lfsr_c<15> (lfsr_c<15>)
FDPE:D		0.322		lfsr_q_15
Total		3.118ns (1.580ns logic, 1.538ns route) (50.7% logic, 49.3% route)		

Hardware Performance Evaluation

Analysis Type	Total Cycle Counts	Critical Path Delay /Operating Frequency	Execution Time (Cycle Count x Critical Path Delay)
Hardware (<i>One-Procedure RTL</i>)	6	Minimum period: 3.118ns (Maximum Frequency: 320.718MHz)	6 X 3.118 ns = 18.708 ns

