

1

2

3

4

5

6

7

8

DO NOT FABRICATE / DO NOT ENERGIZE P48V
8 identical OAM seats (populate 0–1 now, 2–7 later). Same board.
16x Molex 218910–1115, 5.00 mm stack, 4–layer FR–4. Outline 492 x 372 mm.
4x2 of 103x166 mm KOZ = 412x332 mm INFERRED tiling (not a UBB drawing).
Seats 0–1: named host PCIe nets toward HOST CONNECTOR REGION. No CEM invented.
Seats 2–7: mechanical+power only, needs on–board PCIe switch – MPN Unknown.
X11DPH–T: 3x Gen3 x16 + 4x Gen3 x8, NOT enough lanes for 8x MI250X (2 GCD, typically 2x x16).
S1–S7 NOT routed between OAMs. TEST*/RFU/DO_NOT_USE unmapped. PVREF never driven.
P48V pads exist, NO POUR. Molex catalog 30 V vs OCP 44–59.5 V, ticket 167157.
Dell D3000E–S1 is 12 V CRPS – do not mix. P3V3 = Conn0 C1/C2 only. Never r2.0.

00_DO_NOT_FABRICATE

01_Power_Clock_Reset

02_Host_PcIe_Stub_OAM0_1

03_OAM0_Connectors

04_OAM1_Connectors

05_OAM2_MechPower

06_OAM3_MechPower

07_OAM4_MechPower

08_OAM5_MechPower

09_OAM6_MechPower

10_OAM7_MechPower

11_PcIe_Switch_Unknown

12_Unmapped_AMD

File: sheets/00_do_not_fabricate.kicad_sch

File: sheets/01_power_clock_reset.kicad_sch

File: sheets/02_host_pcIe_stub.kicad_sch

File: sheets/03_oam0_connectors.kicad_sch

File: sheets/04_oam1_connectors.kicad_sch

File: sheets/05_oam2_connectors.kicad_sch

File: sheets/06_oam3_connectors.kicad_sch

File: sheets/07_oam4_connectors.kicad_sch

File: sheets/08_oam5_connectors.kicad_sch

File: sheets/09_oam6_connectors.kicad_sch

File: sheets/10_oam7_connectors.kicad_sch

File: sheets/11_pcIe_switch_unknown.kicad_sch

File: sheets/12_unmapped_amd.kicad_sch

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8–seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xlsx – OCP generic, NOT AMD overlay
8 OAM seats. Host X11DPH–T is NOT on this PCB. No CEM cable. No 20–layer UBB.
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /
File: MI250X_8OAM_PCBWay_Chassis_Stub.kicad_sch

Title: Rev3 8–seat PCBWay chassis stub (NOT fab–ready)

Size: A3Date: 2026–08–21Rev: Rev3_8Seat_PCBWay_v1

KiCad E.D.A. 9.0.2Id: 1/14

1

2

3

4

5

6

7

8

Rev3_8Seat_PCBWay_v1

	1	2	3	4	5	6	7	8
A	GATE LIST — all must be closed before fabrication or applying power to an MI250X. 1. 48V source identified AND harnessed to P48V pads (not Dell D3000E—S1 12V CRPS). 2. Molex 218910—1115 voltage vs P48V OPEN: catalog 30 V max vs OCP 44—59.5 V. Pending ticket 167157 / product spec 2189100001—PS—000. 3. Connector gender/stack: hermaphroditic 2189101115 mates with itself, 5 mm stack. Confirm PIN A3 orientation on a plot before tape—out (rotation 180 Inferred). 4. Cooling exists (OEM air HS or documented liquid). Do not clamp a custom cold plate on bare die. 5. AMD overlay unknowns (TEST*, dual—GCD PCIe, SMBus map, P12V2 need, xGMI S1—S7). 6. Host X11DPH—T is NOT on this PCB. Dual NH—U14S DX—3647 vs socket pitch: Unknown. 7. PCIe path: seats 0—1 named only, no CEM cable invented. Seats 2—7 need on—board PCIe switch — MPN Unknown. X11DPH—T Gen3 lane count cannot feed 8x MI250X. 8. HOST_PWRGD sequencing vs P48V/P12V1/P3V3 — implement only from OCP + AMD overlay. 9. Do not reuse the old MFC qty—5 cart for 220x120 mm. That quote is UNRELATED. Until then this KiCad tree is a mapping artifact. Do not send to PCBWay. DO NOT ENERGIZE P48V.							
B								
C								
D								
E								
F	1	2	3	4	5	6	7	8

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8—seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xlsx — OCP generic, NOT AMD overlay
Documentation sheet — no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /00_DO_NOT_FABRICATE/
File: 00_do_not_fabricate.kicad_sch

Title: DO NOT FABRICATE

Size: A3

Date: 2026—08—21

Rev: Rev3_8Seat_PCBWay_v1

KiCad E.D.A. 9.0.2

Id: 2/14

	1	2	3	4	5	6	7	8	
A									A
B									B
C									C
D									D
E									E
F	1	2	3	4	5	6	7	8	F

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8-seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xlsx – OCP generic, NOT AMD overlay
Documentation sheet – no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /01_Power_Clock_Reset/
File: 01_power_clock_reset.kicad_sch

Title: **Power / clock / reset stub**

Size: A3Date: 2026-08-21

KiCad E.D.A. 9.0.2

Rev: Rev3_8Seat_PCBWay_v1Id: 3/14

	1	2	3	4	5	6	7	8
A	PURPOSE: Host PCIe stub using ONLY v1.0 names PCIe_TXnP/N and PCIe_RXnP/N (n=0..15).							
	THIS SHEET IS SEATS 0 AND 1 ONLY.							
	OCP pin list (module POV): – PETp/n = module TX, host RX. AC caps on motherboard/carrier – not placed. – PERp/n = module RX, host TX. AC caps on motherboard/carrier – not placed.							
	This sheet does NOT map those pairs onto a CEM x16 connector pinout. Do NOT invent a CEM cable, SlimSAS, MCIO, or retimer BOM.							
B	Host: SuperMicro X11DPH–T is PCIe Gen3 (3x x16 + 4x x8). Each MI250X module is 2 GCD, typically 2x x16. 8 modules need far more host lanes than X11DPH–T provides. Seats 0–1 are the only named host–facing PCIe nets, aimed at a documented HOST CONNECTOR REGION on the PCB (silk/courtyard, no connector MPN).							
	Seats 2–7: see sheet 11. needs on–board PCIe switch – MPN Unknown. X11DPH–T is NOT a part on this PCB.							
	Lane order, polarity invert, and dual–GCD (1x16 vs 2x8) need the AMD overlay. PE_BIF[1:0] on Conn1 report bifurcation; AMD default Unknown.							
C	◇OAM0_PCIe_TX0P	◇OAM0_PCIe_RX8N	◇OAM1_PCIe_TX1N	◇OAM1_PCIe_RX10P				
	◇OAM0_PCIe_RX0P	◇OAM0_PCIe_TX9P	◇OAM1_PCIe_RX1N	◇OAM1_PCIe_TX10N				
	◇OAM0_PCIe_TX0N	◇OAM0_PCIe_RX9P	◇OAM1_PCIe_TX2P	◇OAM1_PCIe_RX10N				
	◇OAM0_PCIe_RX0N	◇OAM0_PCIe_TX9N	◇OAM1_PCIe_RX2P	◇OAM1_PCIe_TX11P				
D	◇OAM0_PCIe_TX1P	◇OAM0_PCIe_RX9N	◇OAM1_PCIe_TX2N	◇OAM1_PCIe_RX11P				
	◇OAM0_PCIe_RX1P	◇OAM0_PCIe_TX10P	◇OAM1_PCIe_RX2N	◇OAM1_PCIe_TX11N				
	◇OAM0_PCIe_TX1N	◇OAM0_PCIe_RX10P	◇OAM1_PCIe_TX3P	◇OAM1_PCIe_RX11N				
	◇OAM0_PCIe_RX1N	◇OAM0_PCIe_TX10N	◇OAM1_PCIe_RX3P	◇OAM1_PCIe_TX12P				
E	◇OAM0_PCIe_TX2P	◇OAM0_PCIe_RX10N	◇OAM1_PCIe_TX3N	◇OAM1_PCIe_RX12P				
	◇OAM0_PCIe_RX2P	◇OAM0_PCIe_TX11P	◇OAM1_PCIe_RX3N	◇OAM1_PCIe_TX12N				
	◇OAM0_PCIe_TX2N	◇OAM0_PCIe_RX11P	◇OAM1_PCIe_TX4P	◇OAM1_PCIe_RX12N				
	◇OAM0_PCIe_RX2N	◇OAM0_PCIe_TX11N	◇OAM1_PCIe_RX4P	◇OAM1_PCIe_TX13P				
F	◇OAM0_PCIe_TX3P	◇OAM0_PCIe_RX11N	◇OAM1_PCIe_TX4N	◇OAM1_PCIe_RX13P				
	◇OAM0_PCIe_RX3P	◇OAM0_PCIe_TX12P	◇OAM1_PCIe_RX4N	◇OAM1_PCIe_TX13N				
	◇OAM0_PCIe_TX3N	◇OAM0_PCIe_RX12P	◇OAM1_PCIe_TX5P	◇OAM1_PCIe_RX13N				
	◇OAM0_PCIe_RX3N	◇OAM0_PCIe_TX12N	◇OAM1_PCIe_RX5P	◇OAM1_PCIe_TX14P				
A	◇OAM0_PCIe_TX4P	◇OAM0_PCIe_RX12N	◇OAM1_PCIe_TX5N	◇OAM1_PCIe_RX14P				
	◇OAM0_PCIe_RX4P	◇OAM0_PCIe_TX13P	◇OAM1_PCIe_RX5N	◇OAM1_PCIe_TX14N				
	◇OAM0_PCIe_TX4N	◇OAM0_PCIe_RX13P	◇OAM1_PCIe_TX6P	◇OAM1_PCIe_RX14N				
	◇OAM0_PCIe_RX4N	◇OAM0_PCIe_TX13N	◇OAM1_PCIe_RX6P	◇OAM1_PCIe_TX15P				
B	◇OAM0_PCIe_TX5P	◇OAM0_PCIe_RX13N	◇OAM1_PCIe_TX6N	◇OAM1_PCIe_RX15P				
	◇OAM0_PCIe_RX5P	◇OAM0_PCIe_TX14P	◇OAM1_PCIe_RX6N	◇OAM1_PCIe_TX15N				
	◇OAM0_PCIe_TX5N	◇OAM0_PCIe_RX14P	◇OAM1_PCIe_TX7P	◇OAM1_PCIe_RX15N				
	◇OAM0_PCIe_RX5N	◇OAM0_PCIe_TX14N	◇OAM1_PCIe_RX7P					
C	◇OAM0_PCIe_TX6P	◇OAM0_PCIe_RX14N	◇OAM1_PCIe_TX7N					
	◇OAM0_PCIe_RX6P	◇OAM0_PCIe_TX15P	◇OAM1_PCIe_RX7N					
	◇OAM0_PCIe_TX6N	◇OAM0_PCIe_RX15P	◇OAM1_PCIe_TX8P					
	◇OAM0_PCIe_RX6N	◇OAM0_PCIe_TX15N	◇OAM1_PCIe_RX8P					
D	◇OAM0_PCIe_TX7P	◇OAM0_PCIe_RX15N	◇OAM1_PCIe_TX8N					
	◇OAM0_PCIe_RX7P	◇OAM1_PCIe_TX0P	◇OAM1_PCIe_RX8N					
	◇OAM0_PCIe_TX7N	◇OAM1_PCIe_RX0P	◇OAM1_PCIe_TX9P					
	◇OAM0_PCIe_RX7N	◇OAM1_PCIe_TX0N	◇OAM1_PCIe_RX9P					
E	◇OAM0_PCIe_TX8P	◇OAM1_PCIe_RX0N	◇OAM1_PCIe_TX9N					
	◇OAM0_PCIe_RX8P	◇OAM1_PCIe_TX1P	◇OAM1_PCIe_RX9N					
	◇OAM0_PCIe_TX8N	◇OAM1_PCIe_RX1P	◇OAM1_PCIe_TX10P					
F								
A								
B								
C								
D								
E								
F								
A								
B								
C								
D								
E								
F								

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8–seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xlsx – OCP generic, NOT AMD overlay
Documentation sheet – no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /02_Host_PCIe_Stub_OAM0_1/
File: 02_host_pcie_stub.kicad_sch

Title: Host PCIe stub (OAM0–OAM1 only)

Size: A3

Date: 2026–08–21

Rev: Rev3_8Seat_PCBWay_v1

KiCad E.D.A. 9.0.2

Id: 4/14

OAM0 connector instances – HOST-FACING SEAT (populate now).

Footprint: Molex 218910-1115 candidate (geometry). Hermaphroditic – mates with itself (Farnell 2189101115: Mates With 2189101115; mated height 5.00 mm).

Pad nets assigned on the PCB from the v1.0 CSV. Schematic shows hierarchical ports for power / clock / reset / mgmt. Host PCIe names live on sheet 02. SerDes S1-S7 named on the PCB for this seat and left unrouted (AMD xGMI unknown).

MODULE_ID / LINK_CONFIG 1k pulldowns NOT placed (AMD overlay unknown).

P48V
 ◇P12V1
 ◇P12V2
 ◇P3V3
 ◇GND
 ◇OAM0_PVREF
 ◇OAM0_PE_REFCLKP
 ◇OAM0_PE_REFCLKN
 ◇OAM0_PERST#
 ◇OAM0_HOST_PWRGD
 ◇OAM0_MODULE_PWRGD
 ◇OAM0_WARMRST#
 ◇OAM0_PWRBRK#
 ◇OAM0_PRSNTO#
 ◇OAM0_SMBus_SLV_D
 ◇OAM0_SMBus_SLV_CLK

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8-seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xlsx - OCP generic, NOT AMD overlay
Documentation sheet - no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /03_OAM0_Connectors/
File: 03_oam0_connectors.kicad_sch

Title: OAM0 connectors

Size: A3	Date: 2026-08-21
----------	------------------

KiCad E.D.A. 9.0.2

Rev: Rev3_8Seat_PCBWay_v1

id: 5/14

	1	2	3	4	5	6	7	8	
A	OAM1 connector instances — HOST—FACING SEAT (populate now). Footprint: Molex 218910—1115 candidate (geometry). Hermaphroditic — mates with itself (Farnell 2189101115: Mates With 2189101115; mated height 5.00 mm). Pad nets assigned on the PCB from the v1.0 CSV. Schematic shows hierarchical ports for power / clock / reset / mgmt. Host PCIe names live on sheet 02. SerDes S1—S7 named on the PCB for this seat and left unrouted (AMD xGMI unknown). MODULE_ID / LINK_CONFIG 1k pulldowns NOT placed (AMD overlay unknown).								A
B									B
C									C
D	◇P48V ◇P12V1 ◇P12V2 ◇P3V3 ◇GND ◇OAM1_PVREF ◇OAM1_PE_REFCLKP ◇OAM1_PE_REFCLKN ◇OAM1_PERST# ◇OAM1_HOST_PWRGD ◇OAM1_MODULE_PWRGD ◇OAM1_WARMRST# ◇OAM1_PWRBRK# ◇OAM1_PRSNT0# ◇OAM1_SMBus_SLV_D ◇OAM1_SMBus_SLV_CLK								D
E									E
F									

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8—seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xlsx — OCP generic, NOT AMD overlay
Documentation sheet — no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /04_OAM1_Connectors/
File: 04_oam1_connectors.kicad_sch

Title: OAM1 connectors

Size: A3Date: 2026—08—21

Rev: Rev3_8Seat_PCBWay_v1

KiCad E.D.A. 9.0.2Id: 6/14



OAM3 connector instances – MECHANICAL + POWER ONLY (populate later).

Same 2x Molex 218910-1115 land pattern and Fig 2 M3.5 holes as seats 0-1.
PCIe / xGMI / clock / mgmt pads have NO NET on this seat.

needs on-board PCIe switch – MPN Unknown.

Power pads share P48V / P12V1 / P12V2 / P3V3 / GND with the rest of the board.
P48V still NO POUR, DO NOT ENERGIZE. PVREF is a module output – never drive.

- ◇P48V
- ◇P12V1
- ◇P12V2
- ◇P3V3
- ◇GND
- ◇OAM3_PVREF

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8-seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xltx - OCP generic, NOT AMD overlay
Documentation sheet - no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /06_OAM3_MechPower/
File: 06_oam3_connectors.kicad_sch

Title: OAM3 connectors

Size: A3

Date: 2026-08-21

Rev: Rev3_8Seat_PCBWay_v1

Id: 8/14

12345678

OAM4 connector instances – MECHANICAL + POWER ONLY (populate later).

Same 2x Molex 218910–1115 land pattern and Fig 2 M3.5 holes as seats 0–1.
PCIe / xGMI / clock / mgmt pads have NO NET on this seat.

needs on–board PCIe switch – MPN Unknown.

Power pads share P48V / P12V1 / P12V2 / P3V3 / GND with the rest of the board.
P48V still NO POUR, DO NOT ENERGIZE. PVREF is a module output – never drive.

A

B

C

D

E

F

◇P48V

◇P12V1

◇P12V2

◇P3V3

◇GND

◇OAM4_PVREF

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8–seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xlsx – OCP generic, NOT AMD overlay
Documentation sheet – no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /07_OAM4_MechPower/
File: 07_oam4_connectors.kicad_sch

Title: OAM4 connectors

Size: A3Date: 2026–08–21Rev: Rev3_8Seat_PCBWay_v1

KiCad E.D.A. 9.0.2Id: 9/14

12345678



12345678

OAM6 connector instances – MECHANICAL + POWER ONLY (populate later).

Same 2x Molex 218910–1115 land pattern and Fig 2 M3.5 holes as seats 0–1.
PCIe / xGMI / clock / mgmt pads have NO NET on this seat.

needs on–board PCIe switch – MPN Unknown.

Power pads share P48V / P12V1 / P12V2 / P3V3 / GND with the rest of the board.
P48V still NO POUR, DO NOT ENERGIZE. PVREF is a module output – never drive.

A

B

C

D

E

F

◇P48V

◇P12V1

◇P12V2

◇P3V3

◇GND

◇OAM6_PVREF

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8–seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xlsx – OCP generic, NOT AMD overlay
Documentation sheet – no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /09_OAM6_MechPower/
File: 09_oam6_connectors.kicad_sch

Title: OAM6 connectors

Size: A3Date: 2026–08–21Rev: Rev3_8Seat_PCBWay_v1

KiCad E.D.A. 9.0.2Id: 11/14

12345678

OAM7 connector instances – MECHANICAL + POWER ONLY (populate later).

Same 2x Molex 218910-1115 land pattern and Fig 2 M3.5 holes as seats 0-1.
PCIe / xGMI / clock / mgmt pads have NO NET on this seat.

needs on-board PCIe switch – MPN Unknown.

Power pads share P48V / P12V1 / P12V2 / P3V3 / GND with the rest of the board.
P48V still NO POUR, DO NOT ENERGIZE. PVREF is a module output – never drive.

◇P48V

◇P12V1

◇P12V2

◇P3V3

◇GND

◇OAM7_PVREF

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8-seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xltx - OCP generic, NOT AMD overlay
Documentation sheet - no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /10_OAM7_MechPower/
File: 10_oam7_connectors.kicad_sch

Title: OAM7 connectors

Size: A3	Date: 2026-08-21	Rev: Rev3_8S
KiCad E.D.A. 9.0.2		Id: 12/14

Rev: Rev3_8Seat_PCBWay_v1

	1	2	3	4	5	6	7	8
A	SEATS 2–7 HOST I/O – NOT CLOSED. X11DPH–T (system host, NOT on this PCB): 3x PCIe Gen3 x16 + 4x Gen3 x8. Each MI250X OAM is 2 GCD and typically presents 2x x16 of host PCIe. 8 seats therefore need far more host lanes than the locked motherboard has. This stub: – Seats 0–1: named PCIE_* nets aimed at the HOST CONNECTOR REGION on the PCB. No CEM / SlimSAS / MCIO / retimer MPN is invented. – Seats 2–7: mechanical + power pads only. PCIe and S1–S7 have no net. To light seats 2–7 later, this carrier would need an on–board PCIe switch (and likely a refclk / PERST distribution tree). needs on–board PCIe switch – MPN Unknown. Do not buy a random Broadcom/Microchip switch to “finish” this board. SI, bifurcation, dual–GCD mapping, and the AMD overlay are all still Unknown. Do not route S1–S7 as a pretend xGMI mesh.							
B								
C								
D								
E								
F	1	2	3	4	5	6	7	8

r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8–seat PCBWay chassis stub.
Pin names: OAM Pin map rev 1.0.xlsx – OCP generic, NOT AMD overlay
Documentation sheet – no invented nets
DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open.

Sheet: /11_PcIe_Switch_Unknown/
File: 11_pcie_switch_unknown.kicad_sch

Title: PCIe switch MPN Unknown

Size: A3

Date: 2026–08–21

Rev: Rev3_8Seat_PCBWay_v1

KiCad E.D.A. 9.0.2

Id: 13/14

	1	2	3	4	5	6	7	8
A	Pads explicitly UNMAPPED on every seat (no net, no copper). Named in the v1.0 generic map but reserved, do-not-use, or TEST pins whose AMD MI250X function is Unknown. Do not invent pullups or straps. On seats 2-7, PCIe/SerDes/clock/mgmt are ALSO unnetted (mech+power only).							
B	Conn0 C4 TEST_MODE# Conn0 F1 RFU Conn0 F2 RFU Conn0 F26 TEST0 Conn0 F29 TEST1 Conn0 F30 TEST2 Conn0 F33 TEST3 Conn0 F34 TEST4 Conn0 F37 TEST5 Conn0 F38 TEST6 Conn0 F41 TEST7 Conn0 F42 TEST8 Conn0 F49 TEST9 Conn0 F5 RFU Conn0 F50 RFU Conn0 H58 DO_NOT_USE Conn0 J60 DO_NOT_USE Conn0 K58 DO_NOT_USE Conn0 L60 DO_NOT_USE Conn1 A7 RFU Conn1 A8 RFU Conn1 B5 RFU Conn1 B6 RFU Conn1 C3 RFU Conn1 C4 RFU Conn1 C59 RFU Conn1 C60 RFU Conn1 C7 RFU Conn1 C8 RFU Conn1 E31 RFU Conn1 E32 RFU Conn1 E39 RFU Conn1 E40 RFU Conn1 F13 TEST10 Conn1 F14 TEST11 Conn1 F17 TEST12 Conn1 F18 TEST13 Conn1 F21 TEST14 Conn1 F22 RFU Conn1 F29 RFU Conn1 F30 RFU Conn1 F33 RFU Conn1 F34 RFU Conn1 F37 RFU Conn1 F38 RFU Conn1 F41 RFU Conn1 F42 RFU Conn1 F45 RFU Conn1 G3 RFU Conn1 G31 RFU Conn1 G32 RFU Conn1 G4 RFU Conn1 G7 RFU Conn1 G8 RFU Conn1 H5 RFU Conn1 H6 RFU Conn1 J3 RFU Conn1 J4 RFU Conn1 J64 RFU							
C								
D								
E								
F	r2.0 maps UNUSABLE. P3V3=2 Conn0 C1/C2. 8-seat PCBWay chassis stub. Pin names: OAM Pin map rev 1.0.xlsx — OCP generic, NOT AMD overlay Documentation sheet — no invented nets DO NOT FABRICATE. DO NOT ENERGIZE P48V. Ticket 167157 open. Sheet: /12_Unmapped_AMD/ File: 12_unmapped_amd.kicad_sch Title: Unmapped / AMD-unknown pads Size: A3 Date: 2026-08-21 Rev: Rev3_8Seat_PC							
	1	2	3	4	5	6	7	8