


## Part1

1. Reset signal is asynchronous.

It is active high since the circuit is reset when the signal is 1.

The reset signal should be ... in the run.




- 2.

## Part2


- 1.

	ldc	idx	lda	ldb	alusa	alusb	op	out	ldr	A	B
Mul Bx				1	01	11	1	1	0		Bx
store in B											Bx
Add Bx+A				1	00	01	0	1	0		Bx+A
store in B											Bx+A
Mul Cx				1	10	11	1	1	0		Cx
store in A											Cx
Mul Cx <sup>2</sup>				1	00	11	1	1	0		Cx <sup>2</sup>
store in A											Cx <sup>2</sup>
add Bx+A+Cx <sup>2</sup>					00	01	0	0	1		

- 2.



- 3.



4.