
a Rev-T execution: three transform phases share one FFT instance


IN: 2 × 560 float samples

OUT: 2 × 320 float logits




Sequence only; widths are not cycle counts

b Shared transform engine



A ↔ B ping-pong; Re/Im stored in separate dual-port RAMs

c Asymmetric compute parallelism



d Packed-ROM reads supply the compute lanes; logical words are not BRAM primitives

Operator	One logical word; each cell = one INT8 weight	Consumption / activation banking
Mf / Mb	64 bits	8 output weights per Re / Im Stage-local I/Q buffers
896 → 112; 224 → 896	256 bits	32 input weights; full 256-bit word xq, zq: cyclic factor 32
112 → 112 (each)	64 bits	4 input weights; half 64-bit word t0q, t1q: cyclic factor 8

Separate scales restore the four complex product sums before final RNE; FFT and helpers remain mixed precision.