


# ★ DECA Challenge

## Method 1: introducing 16-bit\*4-bit multiplier

- File: "Lab2 Challenge - updated3.14"
- I got the inspiration from the way the SHIFT block is implemented




////////////////////////////////////  
 //////////////////////////////////////

### Basic Mechanism:

- When multiplying a 16-bit number to another 16-bit number, we can divide the multiplication to:
1. first do four 16-bit \* 4-bit calculation
  2. then add them together

### New hardware design:

- In order to achieve 16-bit \* 4-bit multiplication, I designed a new hardware called "bit4\_mult"



- Requirement: ≤64 full-adders
- This sheet uses four 16-bit adder, which is exactly 16\*4=64 full-adders

Input:

- Ra: 16-bit
- Rb: 4-bit
- ShiftOPC: set to 0, indicating a LSL
- FlagC: not used, set to 0 in this case

Output:

- OUT: the 16-bit result from the multiplication of Ra(15:0) and Rb(3:0)
- FlagC: indicate any overflow in either the SHIFTS and ADDs progress

hex

dec

bin

hex

dec

bin

Inputs

RB\_TEST (4 bits)

b1011

RA\_TEST (16 bits)

b0000,0000,1111,1000

Outputs & Viewers

OUT (16 bits)

b0000,1010,1010,1000

SFTOUT

0

Inputs

RB\_TEST (4 bits)

11

RA\_TEST (16 bits)

248

Outputs & Viewers

OUT (16 bits)

2728


SFTOUT

0

- simulation shows that this can be used to successfully multiply 16-bit to 4-bit

### How is it connected to the whole ALU:

- The new hardware is added as a new branch of the MOV family.
- Therefore, a MUX4 is used to select specific MOV instruction when ALUOPC = 0.
- For  $INS(4:2) = 0$ , it is the normal MOV instruction.
- For  $INS(4:2) = 1$ , it is the new MOV<sub>C1</sub> instruction we added.
- The rest are unused, set to normal MOV for now.



### Define a new instruction in ISA:

- MOV<sub>Cn</sub> Ra, Rb;
  - Meaning:  $Ra := Ra * Rb$ ;
- 0 000 **aaa** 0 **bbb** 001 00  
 Ra Rb Cn

JMP -7

### Test-1 (Hex Machine Codes):

```
0x00 0x0133
0x01 0x034d
0x02 0x0420
0x03 0x0700
0x04 0x0440
0x05 0xc207
0x06 0x0800
0x07 0x0844
0x08 0x168c
0x09 0x7454
0x0a 0x7004
0x0b 0xc0f9
```

### Test-1 (Binary Machine Codes):

```
0x00 -> 0b00000001100110011
0x01 -> 0b0000001101001101
0x02 -> 0b0000010000100000
0x03 -> 0b0000011100000000
```

```
0x04 -> 0b0000010001000000
0x05 -> 0b1100001000000111
```

```
0x06 -> 0b0000100000000000
```

```
0x07 -> 0b 0000 1000 0100 0100
          aaa  bbbc cc00
```

```
0x08 -> 0b0001011010001100
0x09 -> 0b0111010001010100
0x0A -> 0b0111000000000100
```

0x0B -> 0b1100000011111001

**Test-1 (Result):**

[illegible]

- 3927, matched👍
- Within 19 clock cycle.

////////////////////////////////////

**Test-2 (Assembly language translation) ["mul-fast-16bit-2.txt"]:**

Take 12 times 5 as an example

- Ra: 12 = b0000 0000 0000 1100
- Rb: 5 = b0000 0000 0000 0101
- Expected Result: 60

```
MOV R0, #12 //op1
MOV R1, #5 //op2
```

## Test-2 (Result):

	0	1	2	3	4	5	6	7	8	9	10	11	12
CONTROLPATH.PC.Q(15:0)	0	1	2	3	4	5	6	7	8	9	10	11	4
Datapath.REG0.Q(15:0)	0	12										12	192
Datapath.REG1.Q(15:0)	0	5											
Datapath.REG2.Q(15:0)	0	5								5	0		
Datapath.REG3.Q(15:0)	0								0	60			
Datapath.REG4.Q(15:0)	0					0	12	60					
Datapath.REG5.Q(15:0)	0												
Datapath.REG6.Q(15:0)	0												
Datapath.REG7.Q(15:0)	0												

- 60, matched 🍀
- Within 11 clock cycle.

## Compare to previous algorithm["mul-normal-16bit.txt"]:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41		
CONTROLPATH.PC.Q(15:0)	0	1	2	3	4	5	6	7	8	9	10	11	12	13	5	6	7	8	9	10	11	12	13	5	6	7	8	9	10	11	12	13	5	6	7	8	9	10	11	12	13	5	6	1
Datapath.REG0.Q(15:0)	0	12											12	6							6	3							3	1									1	0				
Datapath.REG1.Q(15:0)	0	5																																										
Datapath.REG2.Q(15:0)	0	5								5	10								10	20								20	40									40	80					
Datapath.REG3.Q(15:0)	0																											0	20									20	60					
Datapath.REG4.Q(15:0)	0																											0	1															
Datapath.REG5.Q(15:0)	0			0	1																																							
Datapath.REG6.Q(15:0)	0																																											
Datapath.REG7.Q(15:0)	0																																											

- It used to take 38 clock-cycle!
- ////////////////////////////////////

## Test-3 (Is 51\*5 faster than 5\*51?):

### ["mul-fast-16bit-3.txt"]

Using 51\*5: (expected 1 loop)

- Ra: 51 = b0000 0000 0011 0011
- Rb: 5 = b0000 0000 0000 0101
- Expected Result: 255

```
MOV R0, #51 //op1
MOV R1, #5 //op2
```

	0	1	2	3	4	5	6	7	8	9	10	11	12	13
CONTROLPATH.PC.Q(15:0)	0	1	2	3	4	5	6	7	8	9	10	11	4	5
Datapath.REG0.Q(15:0)	0	51										51	816	
Datapath.REG1.Q(15:0)	0	5												
Datapath.REG2.Q(15:0)	0	5								5	0			
Datapath.REG3.Q(15:0)	0								0	255				
Datapath.REG4.Q(15:0)	0				0	51	255							
Datapath.REG5.Q(15:0)	0													
Datapath.REG6.Q(15:0)	0													
Datapath.REG7.Q(15:0)	0													

- Done in 11 loops, faster

**["mul-fast-16bit-4.txt"]**

Using 51\*5: (expected 2 loops)

- Ra: 5 = b0000 0000 0000 0101
- Rb: 51 = b0000 0000 0011 0011
- Expected Result: 255

```
MOV R0, #5           //op1
```

```
MOV R1, #51 //op2
```

[illegible]

- Done in 19 loops, slower.

**This leads us to an approach to manually improve calculation speed:**

- When we are multiplying two numbers with different length, placing the shorter one as Rb might fasten the speed (but not always)
- This is because, the loop number is determined by how many 4-bits Rb occupies.

[illegible]

## Further explorations:

1. **Take signed & unsigned.**
  - Just add MOVCS2
  - and change SHIFTOPC to ASR?
2. **Take multiply and diviion.**
  - Use logical shift right
  - for signed, try the other two right-shift type
3. **Extend from 16-bit to 32-bit multiplication.**
4. **Take immediate value.**

////////////////////////////////////

## Further improvement ideas:

### Using subtraction to optimize (using 4-bits as a group):

### Identify the Closest Power of Two

- Find the largest power of two that is greater than or equal to the multiplier.

$$N \approx 2^m$$

1. If the multiplier is just below a power of two (e.g.,  $15 = 16 - 1$ ), use subtraction.
2. If the multiplier is just above a power of two (e.g.,  $9 = 8 + 1$ ), use addition.

- We can design another hardware that uses subtraction rather than addition to implement  $16 \times 4$  bit multiplication.
- We still use the idea of grouping to set 4 bits as a group.
- The problem is: how do we quickly determine whether to use addition-multiply or subtraction-multiply in each 4-bit group?
- For example:
- Rb:  $**** / **** / **** / ****$
- sub   add   add   sub
- It should look similar to the one we have.

## Method 2: integrating MOVCn and ADD