

Chenhan Dai, Junchao Zhou  
EE469  
May 5, 2023  
Lab 3 Report

## Procedure

This lab involved one main task: design and simulate a simple pipelined processor. We need to add pipelining to our lab2 processor and resolve the issues that come with the performance enhancement (Figure 1). After building the single processor, we then load a test program to confirm the system works.




Figure 1: ARM 5 Stage Pipelined Processor

Figure 1: ARM 5 Stage Pipelined Processor

## Datapath

We firstly added four pipeline registers to separate the datapath into five stages (Figure 2).

## Single-Cycle & Pipelined Datapath





Figure 2: Datapaths of Single-cycle and Pipelined

After that, we corrected the datapath by making the WA3 signal pipelined along through the Execution, Memory and Writeback stages (Figure 3).

## Corrected Pipelined Datapath




- **WA3 must arrive at same time as Result**
- **Register file written on falling edge of CLK**

Figure 3: Corrected pipelined datapath

Then, we optimized the PC logic by eliminating a register and adder (Figure 4).

## Optimized Pipelined Datapath




Remove adder by using **PCPlus4F** after PC has been updated to PC+4

Figure 4: Optimized PC logic eliminating a register and adder

Then we make the control signals pipelined along with the data in order to make them remain synchronized with the instructions (Figure 5)..


# Pipelined Processor Control



**Figure 5: Pipelined processor with control**

Because forwarding is necessary when an instruction in the Execute stage has a source register matching the destination register of an instruction in the Memory or Writeback stage, we modified the pipelined processor to support forwarding (Figure 6).


## Data Forwarding



### Figure 6: Pipelined processor with forwarding to solve hazards

And we added the stalls in order to let LDR work properly if it is an LDR and its destination register matches either source operand of the instruction in the Decode Stage (Figure 7).


## Stalling Hardware



**Figure 7: Pipelined processor with stalls to solve LDR data hazard**

In the end, we modified the pipelined processor to make sure moving the branch decision earlier and handle control hazards (Figure 8).

## Pipelined processor with Early BTA



**Figure 8: Pipelined processor handling branch control hazard**

**Task:**

After completing the design, we use the following program to verify that our system resolved all the potential hazards: data hazard and control hazard.


```

Main      SUB    R0 R15 R15
          ADD    R1 R0 #1
          ORR    R2 R0 R1
          ADD    R2 R0 #2
          SUBS   R0 R2 #0
          BEQ    TAG1
          AND    R2 R2 R0
          AND    R1 R2 R0
TAG1      ADD    R9 R1 R0
          STR    R9 [R0, #9]
          LDR    R3 [R0, #9]
          AND    R2 R3 R2
```

**Result:****i. An example of forwarding from the memory stage to the execute stage.**

In the first instruction, the result of the subtraction operation ( $R15 - R15$ ) is stored in R0 in the memory stage. In the second instruction, R0 is used as an operand in the execution stage to perform subtraction ( $R0 + \#1$ ). In this case, forwarding from the memory stage to the execute stage is used to provide the value of R0 to the execute stage without waiting for it to be written back to the register file.


From the following waveform, we could see that at fifth cycle, the ALUResult is been stored in the R0 in memory stage for the first instruction, and as the source R0 is been called as one source in the execution stage, the forward AE becomes 10 to let the sourceA read the ALUResult directly from the R0 in the memory stage.



## ii. An example of forwarding from the writeback stage to the execute stage.

In the first instruction, the result of the subtraction operation ( $R15 - R15$ ) is stored in  $R0$  in the writeback stage. In the third instruction,  $R0$  is used as an operand in the execution stage to perform ORR ( $R0, R1$ ). In this case, forwarding from the writeback stage to the execute stage is used to provide the value of  $R0$  to the execute stage without waiting for it to be read from the register file.


From the following waveform, we could see that at sixth cycle, the  $ALUResultW$  has been given and is going to write back to the register in the writeback stage for the first instruction, and as  $R0$  is being called as source A in the execution stage in the third instruction. The  $ForwardAE$  becomes 01 let the source A read the  $ALUResultW$  directly from the  $R0$  in the writeback stage.



**iii. An example of stalling for a memory instruction.**

In the eleventh instruction, the data from memory location [R0, #9] is loaded into R3 in the memory stage. In the next instruction, R3 is used as an operand in the execution stage to perform addition (R3 + R2). However, since the data in R3 is not yet available (it is still being loaded from memory), the processor has to wait for the memory operation to complete before executing the second instruction. This causes a pipeline stall.

From the following waveform, we could see that when RA1D = WA3E, the stalling is executed. The StallD and StallF are asserted to force the Decode and Fetch stage registers to hold their old value.




#### iv. An example of flushing for a branch instruction.

In the sixth instruction, a branch instruction is executed that checks whether the result of the previous subtraction operation ( $R2 - \#0$ ) is zero. If it is zero, the program jumps to TAG1. Since the processor cannot determine whether the branch is taken or not until the execution stage of the next instruction, the instructions in the pipeline after the sixth instruction have to be flushed (i.e., discarded) if the branch is taken. This is done to ensure that the program counter points to the correct instruction after the branch is taken.

From the following waveform, we could see that when branch is taken, flushD and flushE are asserted to force the registers of Decode and Execute stages flushed.





## Appendix: SystemVerilog code

### 1) arm.sv

```

1 //Junchao Zhou, Chenhan Dai
2 //04/19/2023
3 //EE469
4 //Lab #3
5
6 /* arm is the spotlight of the show and contains the bulk of the datapath and control logic. This module is split into two parts, the datapath and control.
7 */
8
9 clk - system clock
10 rst - system reset
11 Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and or immediates
12 ReadData - data read out of the dmem
13 WriteData - data to be written to the dmem
14 MemWrite - write enable to allowed WriteData to overwrite an existing dmem word
15 PC - the current program count value, goes to imem to fetch instruction
16 ALUResult - result of the ALU operation, sent as address to the dmem
17
18 module arm (
19     input logic clk, rst,
20     input logic [31:0] Instr,
21     input logic [31:0] ReadData,
22     output logic [31:0] WriteData,
23     output logic [31:0] PC, ALUResult,
24     output logic MemWrite
25 );
26
27 // datapath buses and signals
28 logic [31:0] PCPrime, PCPlus4, PCImm, PCPlus8E; // pc signals
29 logic [3:0] RA1D, RA2D, RA1E, RA2E; // regfile input addresses in different stage
30 logic [3:0] RD1D, RD2D, RD1E, RD2E, RD1EI; // raw regfile outputs in different stage
31 logic [3:0] ALUFlags; // alu combinational flag outputs
32 logic [3:0] StatusFlag, FlagsE; // Two flag value in different stages
33 logic [3:0] Conde; // condition value in execute stage
34 logic [31:0] ExtImmD, ExtImmE, SrcA, SrcB; // immediate and alu inputs
35 logic [31:0] Result; // computed or fetched value to be written into regfile or pc
36 logic [31:0] InstrD; // instruction in decoder stage
37 logic [31:0] ALUResultE, ALUResultW; // ALUResult in memory stage
38 logic [3:0] WA3D, WA3E, WA3M, WA3W; // destination Register address at different stages
39 logic [31:0] WriteDataE, WriteDataW, ReadDataW; // Data holder from different stage
40
41 // control signals in different stage
42 logic PCSrcD, MemtoRegD, BranchD, ALUSrcD, RegWriteD, FlagWriteD, MemWriteD;
43 logic PCSrcE, MemtoRegE, BranchE, ALUSrcE, RegWriteE, FlagWriteE, MemWriteE;
44 logic PCSrcM, MemtoRegM, RegWriteM; //MemWriteM = MemWrite
45 logic PCSrcW, MemtoRegW, RegWriteW;
46 logic [1:0] RegSrc, ImmSrc, ALUControlD, ALUControlE;
47 logic CondeX;
48
49 // hazard unit
50 logic StallF, StallD;
51 logic PCWrPendingF;
52 logic ldrStallD;
53 logic FlushD, FlushE;
54 logic [1:0] ForwardAE, ForwardBE;
55
56 // build hazard control unit for signal
57 assign PCWrPendingF = PCSrcD | PCSrcE | PCSrcM;
58 assign ldrStallD = ((RA1D == WA3E) | (RA2D == WA3E)) & MemtoRegE;
59 assign StallF = ldrStallD | PCWrPendingF;
60 assign FlushD = (BranchE & CondeX) | PCWrPendingF | PCSrcW;
61 assign FlushE = ldrStallD | (BranchE & CondeX);
62 assign StallD = ldrStallD;
63 assign ForwardAE = ((RA1E == WA3M) & RegWriteM) ? 2'b10 :
64 ((RA1E == WA3W) & RegWriteW) ? 2'b01 :
65 2'b00;
66 assign ForwardBE = ((RA2E == WA3M) & RegWriteM) ? 2'b10 :
67 ((RA2E == WA3W) & RegWriteW) ? 2'b01 :
68 2'b00;
69
70 /* The datapath consists of a PC as well as a series of muxes to make decisions about which data words to pass forward and operate on. It is
71 ** noticeably missing the register file and alu, which you will fill in using the modules made in lab 1. To correctly match up signals to the
72 ** ports of the register file and alu take some time to study and understand the logic and flow of the datapath.
73 */
74
75 //-----
76 // DATAPATH
77 //-----
78
79 assign PCPrime = (BranchE & CondeX) ? ALUResultE : PCImm; // mux, use either default or newly computed value from ALU
80 assign PCPlus4 = PC + 'd4; // default value to access next instruction
81 assign PCImm = PCSrcW ? Result : PCPlus4; // mux, use either default or newly computed value from ResultW
82
83 // update the PC, at rst initialize to 0
84 always_ff @(posedge clk) begin
85     if (rst) begin
86         PC <= '0;
87     end
88     else if (~StallF) PC <= PCPrime;
89 end
90
91

```

```

91 // Pipeline between fetch stage and decoder stage
92 // Fetch register takes rst and clk to synchronize the stage
93 // input StallD and FlushD are applied to control the update of register
94 // InstrF is instruction input from instruction memory
95 // InstrD is output instruction in decoder stage
96 FetchReg fetch_Reg(
97     .rst      (rst),
98     .clk      (clk),
99     .stallD   (StallD),
100     .FlushD   (FlushD),
101     .InstrF   (InstrF),
102     .InstrD   (InstrD)
103 );
104
105 // determine the register addresses based on control signals
106 // RegSrc[0] is set if doing a branch instruction
107 // RefSrc[1] is set when doing memory instructions
108 assign RA1D = RegSrc[0] ? 4'd15 : InstrD[19:16];
109 assign RA2D = RegSrc[1] ? WA3D : InstrD[3:0];
110 assign WA3D = InstrD[15:12];
111
112 // Register file with 16 registers
113 // input Reverse clock to save data half clock cycle in advance
114 // Takes Regwrite in write back stage to enable write
115 // Write with result and address from write back stage(Resultw, WA3w)
116 // Two output value(RD1D, RD2D) base on correspond addresses(RA1D, RA2D)
117 // Address are in 4 bits, data are in 32 bits
118 reg_file u_reg_file (
119     .clk      (~clk),
120     .wr_en    (Regwrite),
121     .write_data (Result),
122     .write_addr (WA3w),
123     .read_addr1 (RA1D),
124     .read_addr2 (RA2D),
125     .read_data1 (RD1D),
126     .read_data2 (RD2D)
127 );
128
129 // Flag register
130 // Input ALUFlags to register
131 // Update output statusFlag when flagwrite and condEx is true
132 FlagsReg u_flags_reg (
133     .clk      (clk),
134     .Flagwrite (FlagwriteE & condEx),
135     .write_data (ALUFlags),
136     .read_data  (StatusFlag)
137 );
138
139 // two muxes, put together into an always_comb for clarity
140 // determines which Set of instruction bits are used for the immediate
141 always_comb begin
142     if (ImmSrc == 'b00) ExtImmD = {{24{InstrD[7]}}, InstrD[7:0]}; // 8 bit immediate - reg operations
143     else if (ImmSrc == 'b01) ExtImmD = {20'b0, InstrD[11:0]}; // 12 bit immediate - mem operations
144     else ExtImmD = {{6{InstrD[23]}}, InstrD[23:0], 2'b00}; // 24 bit immediate - branch operation
145 end
146
147 // Clear the memory when flushE or reset signal is true
148 // Takes control signal PCSrCD, MemtoRegD, BranchD, 2bits ALUSrCD,
149 // 2bits ALUControl, RegwriteD, FlagwriteD, MemwriteD
150 // And Condition value from instruction Condo
151 // Updated PC value PCPlus8(PCPlus4)
152 // Register addresses and corresponding value RD1D, RD2D, RA1D, RA2D
153 // Write back address WA3D, Extended immediate value ExtImmD
154 // Output corresponding signal and value in Execute stage
155 // Update with clock
156 Decoder decode_Reg(
157     .clk      (clk),
158     .rst      (rst),
159     .FlushE   (FlushE),
160     .PCSrCD   (PCSrCD),
161     .RegwriteD (RegwriteD),
162     .MemtoRegD (MemtoRegD),
163     .MemwriteD (MemwriteD),
164     .BranchD   (BranchD),
165     .ALUSrCD   (ALUSrCD),
166     .FlagwriteD (FlagwriteD),
167     .PCPlus8D  (PCPlus4),
168     .Condo     (InstrD[31:28]),
169     .FlagsD    (StatusFlag),
170     .ALUControlD (ALUControlD),
171     .RD1D      (RD1D),
172     .RD2D      (RD2D),
173     .RA1D      (RA1D),
174     .RA2D      (RA2D),
175     .WA3D      (WA3D),
176     .ExtImmD   (ExtImmD),
177     .PCSrCE   (PCSrCE),
178     .RegwriteE (RegwriteE),
179     .MemtoRegE (MemtoRegE),
180     .MemwriteE (MemwriteE),
181     .BranchE   (BranchE),
182     .ALUSrCE   (ALUSrCE),
183     .FlagwriteE (FlagwriteE),
184     .PCPlus8E  (PCPlus8E),
185     .Conde     (Conde),
186     .FlagsE    (FlagsE),
187     .ALUControlE (ALUControlE),
188     .RD1E      (RD1E),
189     .RD2E      (RD2E),
190     .RA1E      (RA1E),
191     .RA2E      (RA2E),
192     .WA3E      (WA3E),
193     .ExtImme   (ExtImme)
194 );
195
196
197
198
199

```

```

199 // writeData and SrcA are direct outputs of the register file, whereas SrcB is chosen between reg file output and the immediate
200 // substitute the 15th regfile register for PC
201 assign WriteDataI = (RAIE == 'd15') ? PCPlus8E : RDIE;
202 assign WriteDataE = (ForwardBE == 'b00') ? WriteDataI :
203 (ForwardBE == 'b01') ? Result :
204 ALUResult;
205 assign SrcA = (ForwardAE == 'b00') ? RDIEI :
206 (ForwardAE == 'b01') ? Result :
207 ALUResult;
208 assign RDIEI = (RAIE == 'd15') ? PCPlus8E : RDIE;
209 assign SrcB = ALUSrcE ? ExtImmE : WriteDataE; // substitute the 15th regfile register for PC
210 // determine alu operand to be either from reg file or from immediate
211 // ALU
212 // with two input source A and B
213 // controlled by [1:0]ALUControl signal
214 // 00 for ADD, 01 for SUB, 10 for AND, 11 for OR
215 // Return computed result and flags
216 alu_u_alu (
217 .a (SrcA),
218 .b (SrcB),
219 .ALUControl (ALUControlE),
220 .Result (ALUResultE),
221 .ALUFlags (ALUFlags)
222 );
223
224 // Pipeline between Execute Stage and Memory Stage
225 // Takes clk and Rst signal
226 // Input control signal PCSrc, RegWrite, MemWrite in Execute stage with AND gate to Condition Execute
227 // Also MemtoReg in Execute stage
228 // Input data ALUResult and Write Data in 32 bits
229 // Write back address in 4 bits
230 // Output corresponding signal and value in memory stage with clock
231 ExcReg executeReg (
232 .clk (clk),
233 .rst (rst),
234 .PCSrc (PCSrcE & CondEx), //CondEx
235 .RegWrite (RegWriteE & CondEx), //CondEx
236 .MemtoReg (MemtoRegE),
237 .MemWrite (MemWriteE & CondEx), //CondEx
238 .ALUResultE (ALUResultE),
239 .WriteDataE (WriteDataE),
240 .WA3E (WA3E),
241 .PCSrcM (PCSrcM),
242 .RegWriteM (RegWriteM),
243 .MemtoRegM (MemtoRegM),
244 .MemWriteM (MemWriteM),
245 .ALUResultM (ALUResultM),
246 .WriteDataM (WriteDataM),
247 .WA3M (WA3M)
248 );
249

```

```

249 // Pipeline between Memory Stage and write stage
250 // Takes clk and Rst signal
251 // Input control signal PCSrc, RegWrite, MemtoReg in Memory stage
252 // Input 32bits data value ReadData, ALUResult in Memory stage
253 // Input write back address in 4 bits
254 // Output corresponding signal and value in write stage
255 MemReg memoryReg (
256 .clk (clk),
257 .rst (rst),
258 .PCSrcM (PCSrcM),
259 .RegWriteM (RegWriteM),
260 .MemtoRegM (MemtoRegM),
261 .ReadData (ReadData),
262 .ALUResultM (ALUResultM),
263 .WA3M (WA3M),
264 .PCSrcW (PCSrcW),
265 .RegWriteW (RegWriteW),
266 .MemtoRegW (MemtoRegW),
267 .ReadDataW (ReadDataW),
268 .ALUResultW (ALUResultW),
269 .WA3W (WA3W)
270 );
271
272 // determine the result to run back to PC or the register file based on whether we used a memory instruction
273 assign Result = MemtoRegW ? ReadDataW : ALUResultW; // determine whether final writeback result is from dmemory or alu
274
275

```

```

275 /* The control consists of a large decoder, which evaluates the top bits of the instruction and produces the control bits
276 ** which become the select bits and write enables of the system. The write enables (Regwrite, Memwrite and PCSrc) are
277 ** especially important because they are representative of your processors current state.
278 */
279 //-----
280 //-----
281 //-----
282 //-----
283 //-----
284 //-----
285 //-----
286 //-----
287 //-----
288 //-----
289 //-----
290 //-----
291 //-----
292 //-----
293 //-----
294 //-----
295 //-----
296 //-----
297 //-----
298 //-----
299 //-----
300 //-----
301 //-----
302 //-----
303 //-----
304 //-----
305 //-----
306 //-----
307 //-----
308 //-----
309 //-----
310 //-----
311 //-----
312 //-----
313 //-----
314 //-----

```

```

314
315
316
317
318 casez (InstrD[27:20])
319
320 // ADD (Imm or Reg)
321 8'b00?_0100_0 : begin // note that we use wildcard "?" in bit 25. That bit decides whether we use immediate or reg, but regardless we add
322     PCSrcD = 0;
323     BranchD = 0;
324     MemtoRegD = 0;
325     Memwrited = 0;
326     ALUSrcD = InstrD[25]; // may use immediate
327     Flagwrited = 0;
328     Regwrited = 1;
329     RegSrc = 'b00;
330     ImmSrc = 'b00;
331     ALUControlD = 'b00;
332 end
333
334 // SUB/CMP (Imm or Reg)
335 8'b00?_0010_? : begin // note that we use wildcard "?" in bit 25. That bit decides whether we use immediate or reg, but regardless we sub
336     PCSrcD = 0;
337     BranchD = 0;
338     MemtoRegD = 0;
339     Memwrited = 0;
340     ALUSrcD = InstrD[25]; // may use immediate
341     Flagwrited = InstrD[20]; // may write flag
342     Regwrited = 1;
343     RegSrc = 'b00;
344     ImmSrc = 'b00;
345     ALUControlD = 'b01;
346 end
347
348 // AND
349 8'b000_0000_0 : begin
350     PCSrcD = 0;
351     BranchD = 0;
352     MemtoRegD = 0;
353     Memwrited = 0;
354     ALUSrcD = 0;
355     Flagwrited = 0;
356     Regwrited = 1;
357     RegSrc = 'b00;
358     ImmSrc = 'b00; // doesn't matter
359     ALUControlD = 'b10;
360 end
361
362 // ORR
363 8'b000_1100_0 : begin
364     PCSrcD = 0;
365     BranchD = 0;
366     MemtoRegD = 0;
367     Memwrited = 0;
368     ALUSrcD = 0;
369     Flagwrited = 0;
370     Regwrited = 1;
371     RegSrc = 'b00;
372     ImmSrc = 'b00; // doesn't matter
373     ALUControlD = 'b11;
374 end
375
376 // LDR
377 8'b010_1100_1 : begin
378     PCSrcD = 0;
379     BranchD = 0;
380     MemtoRegD = 1;
381     Memwrited = 0;
382     ALUSrcD = 1;
383     Flagwrited = 0;
384     Regwrited = 1;
385     RegSrc = 'b10; // msb doesn't matter
386     ImmSrc = 'b01;
387     ALUControlD = 'b00; // do an add
388 end
389
390 // STR
391 8'b010_1100_0 : begin
392     PCSrcD = 0;
393     BranchD = 0; // doesn't matter
394     MemtoRegD = 0;
395     Memwrited = 1;
396     ALUSrcD = 1;
397     Flagwrited = 0;
398     Regwrited = 0;
399     RegSrc = 'b10; // msb doesn't matter
400     ImmSrc = 'b01;
401     ALUControlD = 'b00; // do an add
402 end
403
404 // B/BXX
405 8'b1010_???? : begin
406     PCSrcD = 1; // depends on CondEx
407     BranchD = 1;
408     MemtoRegD = 0;
409     Memwrited = 0;
410     ALUSrcD = 1;
411     Flagwrited = 0;
412     Regwrited = 0;
413     RegSrc = 'b01;
414     ImmSrc = 'b10;
415     ALUControlD = 'b00; // do an add
416 end
417
418 default: begin
419     PCSrcD = 0;
420     BranchD = 0;
421     MemtoRegD = 0; // doesn't matter
422     Memwrited = 0;
423     ALUSrcD = 0;
424     Flagwrited = 0;
425     Regwrited = 0;
426     RegSrc = 'b00;
427     ImmSrc = 'b00; // do an add
428     ALUControlD = 'b00;
429 end
430 endcase
431 end
432 endmodule

```

## 2) FetchReg.sv

```

1 //Junchao Zhou, Chenhan Dai
2 //05/05/2023
3 //EE469
4 //Lab #3
5
6 /* FetchReg is a register as pipeline between fetch stage and decoder stage
7  * of pipeline processor, it reads instruction from instruction memory and
8  * pass instruction to decoder stage. stall and Flush signal from hazard unit
9  * are applied to this register to prevent hazard.
10  */
11
12 //Inputs:
13 //clk (1-bit): A clock signal that controls the timing of the module.
14 //rst (1-bit): A reset signal that initializes the module to a known state.
15 //stallD (1-bit): A signal that stalls at decoder stage (D) of the processor.
16 //FlushD (1-bit): A signal that flushes at decoder stage (D) of the processor.
17 //InstrF (32-bit): A signal that contains the instruction fetched from the instruction memory.
18
19 //Outputs:
20 //InstrD (32-bit): A signal that contains the instruction to be decoded in the decoder stage (D) of the processor.
21 module FetchReg(input logic clk,
22                input logic rst,
23                input logic stallD,
24                input logic FlushD,
25                input logic [31:0] InstrF,
26                output logic [31:0] InstrD);
27
28     // memory;
29     logic [31:0] memory;
30
31     // write port
32     always_ff @(posedge clk) begin
33         if (FlushD | rst)
34             memory <= 'b0;
35         else if (~stallD)
36             memory <= InstrF;
37     end
38
39     // asynchronous read
40     assign InstrD = memory;
41
42 endmodule
43

```

### 3) DecodeReg.sv

```

1 //Junchao Zhou, Chenhan Dai
2 //05/05/2023
3 //EE469
4 //Lab #3
5
6 // This is a register between decoder stage and execute stage
7 // With input control signal and datapath values in decoder stage
8 // And output same values in execute stage
9 // Flush in execute stage are applied to the register to prevent potential harzard
10
11 // The inputs to the module include:
12 // clk - a clock signal used for synchronization.
13 // rst - a reset signal used to reset the state of the module.
14 // Flushe - a signal used to flush the execute stage.
15 // PCSrcD - a signal that determines the source of the next program counter value.
16 // Regwrted - a signal that enables writing to the register file.
17 // MemtoRegD - a signal that determines whether the data from memory is written to the register file.
18 // Memwrted - a signal that enables writing to memory.
19 // BranchD - a signal that determines whether a branch instruction is executed.
20 // ALUSrcD - a signal that determines the source of the second operand to the ALU.
21 // Flagwrted - a signal that enables writing to the flag register.
22 // PCPlus8D - the value of the program counter plus 8 in 32 bits.
23 // CondB - the condition for the branch instruction in 4 bits.
24 // FlagsD - the current value of the flag register in 4 bits.
25 // ALUControlD - the control signal for the ALU operation in 2 bits.
26 // RD1D, RD2D - the values of the first and second operands from the register file in 32 bits.
27 // RA1D, RA2D, WA3D: the register addresses for the first and second operands and the write-back address, in 4 bits.
28 // ExtImmD - the value of the immediate operand, sign-extended to 32 bits.
29
30 // The outputs of the module include:
31 // PCSrcE - a signal that determines the source of the next program counter value in the execute stage.
32 // RegwrtEE - a signal that enables writing to the register file in the execute stage.
33 // MemtoRegE - a signal that determines whether the data from memory or the ALU is written to the register file in the execute stage.
34 // MemwrtEE - a signal that enables writing to memory in the execute stage.
35 // BranchE - a signal that determines whether a branch instruction is executed in the execute stage.
36 // ALUSrcE - a signal that determines the source of the second operand to the ALU in the execute stage.
37 // FlagwrtEE - a signal that enables writing to the flag register in the execute stage.
38 // PCPlus8E - the value of the program counter plus 8 in the execute stage in 32 bits.
39 // ConDE - the condition for the branch instruction in the execute stage in 4 bits.
40 // FlagsE - the value of the flag register in the execute stage in 4 bits.
41 // ALUControlE - the control signal for the ALU operation in the execute stage in 2 bits.
42 // RD1E, RD2E - the values of the first and second operands from the register file in the execute stage in 32 bits.
43 // RA1E, RA2E, WA3E - the register addresses for the first and second operands and the write-back address in the execute stage, in 4 bits.
44 // ExtImmE - the value of the immediate operand, sign-extended to 32 bits, in the execute stage.
45
46 module DecoderReg(input logic clk,
47                  input logic rst,
48                  input logic Flushe,
49                  input logic PCSrcD,
50                  input logic Regwrted,
51                  input logic MemtoRegD,
52                  input logic Memwrted,
53                  input logic BranchD,
54                  input logic ALUSrcD,
55                  input logic Flagwrted,
56                  input logic [31:0]PCPlus8D,
57                  input logic [3:0] CondB,
58                  input logic [3:0] FlagsD,
59                  input logic [1:0] ALUControlD,
60                  input logic [31:0] RD1D, RD2D,
61                  input logic [3:0] RA1D, RA2D, WA3D,
62                  input logic [31:0] ExtImmD,
63                  output logic PCSrcE,
64                  output logic RegwrtEE,
65                  output logic MemtoRegE,
66                  output logic MemwrtEE,
67                  output logic BranchE,
68                  output logic ALUSrcE,
69                  output logic FlagwrtEE,
70                  output logic [31:0]PCPlus8E,
71                  output logic [3:0] ConDE,
72                  output logic [3:0] FlagsE,
73                  output logic [1:0] ALUControlE,
74                  output logic [31:0] RD1E, RD2E,
75                  output logic [3:0] RA1E, RA2E, WA3E,
76                  output logic [31:0] ExtImmE);
77
78 // memory;
79 logic [6:0] ctrlSgMem;
80 logic [1:0] ALUControlMem;
81 logic [2:0][31:0] dataMem;
82 logic [3:0] condMem;
83 logic [3:0] FlagMem;
84 logic [2:0][3:0] WAMem;
85 logic [31:0] PCMem;
86
87 // write port
88 always_ff @(posedge clk) begin
89   if (Flushe | rst) begin
90     ctrlSgMem <= 'b0;
91     ALUControlMem <= 'b0;
92   end
93   else begin
94     ctrlSgMem[0] <= PCSrcD;
95     ctrlSgMem[1] <= Regwrted;
96     ctrlSgMem[2] <= MemtoRegD;
97     ctrlSgMem[3] <= Memwrted;
98     ctrlSgMem[4] <= BranchD;
99     ctrlSgMem[5] <= ALUSrcD;
100    ctrlSgMem[6] <= Flagwrted;
101    FlagMem <= FlagsD;
102    ALUControlMem <= ALUControlD;
103    dataMem[0] <= RD1D;
104    dataMem[1] <= RD2D;
105    dataMem[2] <= ExtImmD;
106    WAMem[0] <= RA1D;
107    WAMem[1] <= RA2D;
108    WAMem[2] <= WA3D;
109    condMem <= CondB;
110    PCMem <= PCPlus8D;
111  end
112
113 // asynchrnous read
114 assign PCSrcE = ctrlSgMem[0];
115 assign RegwrtEE = ctrlSgMem[1];
116 assign MemtoRegE = ctrlSgMem[2];
117 assign MemwrtEE = ctrlSgMem[3];
118 assign BranchE = ctrlSgMem[4];
119 assign ALUSrcE = ctrlSgMem[5];
120 assign FlagwrtEE = ctrlSgMem[6];
121 assign FlagsE = FlagMem;
122 assign ConDE = condMem;
123 assign RA1E = WAMem[0];
124 assign RA2E = WAMem[1];
125 assign WA3E = WAMem[2];
126 assign ALUControlE = ALUControlMem;
127 assign RD1E = dataMem[0];
128 assign RD2E = dataMem[1];
129 assign ExtImmE = dataMem[2];
130 assign PCPlus8E = PCMem;
131
132 endmodule

```

#### 4) ExcReg.sv

```

1 //Junchao Zhou, Chenhan Dai
2 //05/05/2023
3 //EE469
4 //Lab #3
5
6 // ExcReg is a pipeline register between execute stage and memory stage
7 // update output value with correspond input value synchronize to the clock
8
9 // Input:
10 clk - a clock signal used for synchronization.
11 rst - a reset signal used to reset the state of the module.
12 PCSrc - a signal that determines the source of the next program counter value.
13 Regwrite - a signal that enables writing to the register file.
14 MemtoReg - a signal that determines whether the data from memory is written to the register file.
15 Memwrite - a signal that enables writing to memory.
16 ALUResultM - 32 bits value data as result from ALU
17 WriteDataE - 32 bits value data as the first source of srcB
18 WA3E - 4 bits write back address in Execute stage
19
20 // Output:
21 PCSrcM - a signal that determines the source of the next program counter value in memory stage.
22 RegwriteM - a signal that enables writing to the register file in memory stage.
23 MemtoRegM - a signal that determines whether the data from memory is written to the register file in memory stage.
24 MemwriteM - a signal that enables writing to memory in memory stage.
25 ALUResultM - 32 bits value data as result from ALU in memory stage
26 WriteDataM - 32 bits value data as the first source of srcB in memory stage
27 WA3M - 4 bits write back address in Memory stage
28 module ExcReg(input logic clk,
29               input logic rst,
30               input logic PCSrc,
31               input logic Regwrite,
32               input logic MemtoReg,
33               input logic Memwrite,
34               input logic [31:0] ALUResultE,
35               input logic [31:0] WriteDataE,
36               input logic [3:0] WA3E,
37               output logic PCSrcM,
38               output logic RegwriteM,
39               output logic MemtoRegM,
40               output logic MemwriteM,
41               output logic [31:0] ALUResultM,
42               output logic [31:0] WriteDataM,
43               output logic [3:0] WA3M);
44
45 // memory:
46 logic [3:0] memory;
47 logic [31:0] ALUMem;
48 logic [31:0] WriteDataMem;
49 logic [3:0] WAMem;
50
51 // write port
52 always_ff @(posedge clk) begin
53     if (rst) begin
54         memory <= 'b0;
55     end
56     else begin
57         memory[0] <= PCSrc;
58         memory[1] <= Regwrite;
59         memory[2] <= MemtoReg;
60         memory[3] <= Memwrite;
61     end
62
63     ALUMem <= ALUResultE;
64     WriteDataMem <= WriteDataE;
65     WAMem <= WA3E;
66 end
67
68 // asynchronous read
69 assign PCSrcM = memory[0];
70 assign RegwriteM = memory[1];
71 assign MemtoRegM = memory[2];
72 assign MemwriteM = memory[3];
73 assign ALUResultM = ALUMem;
74 assign WriteDataM = WriteDataMem;
75 assign WA3M = WAMem;
76
77 endmodule

```

## 5) MemReg.sv



```

1 //Junchao Zhou, Chenhan Dai
2 //05/05/2023
3 //EE469
4 //Lab #3
5
6 // Pipeline Register between Memory Stage and write Stage
7
8 // Input:
9 // clk - a clock signal used for synchronization.
10 // rst - a reset signal used to reset the state of the module.
11 // PCSrcM - a signal that determines the source of the next program counter value.
12 // RegWriteM - a signal that enables writing to the register file.
13 // MemtoRegM - a signal that determines whether the data from memory is written to the register file.
14 // ReadData - 32 bits data read from memory
15 // ALUResultM - 32 bits data from ALUResult in memory stage
16 // WA3M - 4 bits write back address in memory stage
17
18 // Output:
19 // PCSrcW - a signal that determines the source of the next program counter value.
20 // RegWriteW - a signal that enables writing to the register file.
21 // MemtoRegW - a signal that determines whether the data from memory is written to the register file.
22 // ReadDataW - 32 bits data read from memory in write stage
23 // ALUResultW - 32 bits data from ALUResult in write stage
24 // WA3W - 4 bits write back address in write stage
25
26 module MemReg(input logic clk,
27               input logic rst,
28               input logic PCSrcM,
29               input logic RegWriteM,
30               input logic MemtoRegM,
31               input logic [31:0] ReadData,
32               input logic [31:0] ALUResultM,
33               input logic [3:0] WA3M,
34               output logic PCSrcW,
35               output logic RegWriteW,
36               output logic MemtoRegW,
37               output logic [31:0] ReadDataW,
38               output logic [31:0] ALUResultW,
39               output logic [3:0] WA3W);
40
41 // memory;
42 logic [2:0] memory;
43 logic [1:0][31:0] dataMem;
44 logic [3:0] WAMem;
45
46 // write port
47 always_ff @(posedge clk) begin
48     if (rst) begin
49         memory <= 'b0;
50     end
51     else begin
52         memory[0] <= PCSrcM;
53         memory[1] <= RegWriteM;
54         memory[2] <= MemtoRegM;
55     end
56     dataMem[0] <= ReadData;
57     dataMem[1] <= ALUResultM;
58     WAMem <= WA3M;
59 end
60
61 // asynchronous read
62 assign PCSrcW = memory[0];
63 assign RegWriteW = memory[1];
64 assign MemtoRegW = memory[2];
65 assign ReadDataW = dataMem[0];
66 assign ALUResultW = dataMem[1];
67 assign WA3W = WAMem;
68
69 endmodule
70

```

## 6) memfile3.dat

```

// ADD R - 1110_000_0100_0_AAAA_DDDD_0000_0000_BBBB
// ADD I - 1110_001_0100_0_AAAA_DDDD_0000_III_III
// SUB R - 1110_000_0010_0_AAAA_DDDD_0000_0000_BBBB
// SUB I - 1110_001_0010_0_AAAA_DDDD_0000_III_III
// CMP R - 1110_000_0010_1_AAAA_DDDD_0000_0000_BBBB
// CMP I - 1110_001_0010_1_AAAA_DDDD_0000_III_III
// AND - 1110_000_0000_0_AAAA_DDDD_0000_0000_BBBB
// ORR - 1110_000_1100_0_AAAA_DDDD_0000_0000_BBBB
// LDR - 1110_010_1100_1_AAAA_DDDD_III_III_III
// STR - 1110_010_1100_0_AAAA_DDDD_III_III_III
// COND_1010_III_III_III_III_III_III

```

```

// Equal - COND = 0000
// Not Equal - COND = 0001
// Greater or Equal - COND = 1010
// Greater - COND = 1100
// Less or Equal - COND = 1101
// Less - COND = 1011

```

11100000010011110000000000001111 // MAIN	SUB R0 R15 R15
11100010100000000001000000000001 //	ADD R1 R0 #1
11100001100000000001000000000001 //	ORR R2 R0 R1
111000101000000000010000000000010 //	ADD R2 R0 #2
11100010010100100000000000000000 //	SUBS R0 R2 #0
00001010000000000000000000000001 //	BEQ TAG1
11100000000000010001000000000000 //	AND R2 R2 R0
11100000000000010000100000000000 //	AND R1 R2 R0
11100000100000011001000000000000 // TAG1	ADD R9 R1 R0
11100101100000001001000000001001 //	STR R9 [R0, #9]
11100101100100000011000000001001 //	LDR R3 [R0, #9]
111000000000000110010000000000010 //	AND R2 R3 R2