

Junchao Zhou, Chenhan Dai

EE469

April 20, 2023

Lab 2 Report

Procedure

The lab exercise involved two main tasks: integrating the register file and ALU into the datapath of an ARM processor and simulating the updated design, as well as implementing the CMP/SUBS instruction and conditional branching. The simulation step was crucial in ensuring the correctness of the design, while the addition of CMP/SUBS and conditional branching allowed for more complex operations and decision-making within the processor.

Task 1:

The first step is to integrate the register file and ALU modules into the datapath of the ARM processor. Before doing this, it is important to fully understand the function of each signal and how they are represented (Table 1). And then we finished the codes of inserting the reg_file and ALU based on the given schematic (Figure 1 and 2).

Instruction	Format	Description	Bits
ADD	ADD R1, R2, R3	$R[D] = R[A] + R[B]$	1110 000 0100 0 AAAA DDDD 0000 0000 BBBB
	ADD R1, R2, #10	$R[D] = R[A] + I$	1110 001 0100 0 AAAA DDDD 0000 IIII IIII
SUB	SUB R1, R2, R3	$R[D] = R[A] - R[B]$	1110 000 0010 0 AAAA DDDD 0000 0000 BBBB
	SUB R1, R2, #10	$R[D] = R[A] - I$	1110 001 0010 0 AAAA DDDD 0000 IIII IIII
AND	AND R1, R2, R3	$R[D] = R[A] \& R[B]$	1110 000 0000 0 AAAA DDDD 0000 0000 BBBB
ORR	ORR R1, R2, R3	$R[D] = R[A] R[B]$	1110 000 1100 0 AAAA DDDD 0000 0000 BBBB
LDR	LDR R1, [R2, #10]	$R[D] = \text{MEM}[R[A] + 10]$	1110 010 1100 1 AAAA DDDD IIII IIII IIII
STR	STR R1, [R2, #10]	$\text{MEM}[R[A] + I] = R[D]$	1110 010 1100 0 AAAA DDDD IIII IIII IIII
B	B TAG	$\text{PC} = \text{PC} + (I \ll 2)$	1110 1010 IIII IIII IIII IIII IIII IIII

Table 1: Processor Base Instruction Set




Figure 1: Single-cycle ARM processor

```

reg_file u_reg_file (
    .clk          (clk),
    .wr_en        (RegWrite),
    .write_data    (Result),
    .write_addr    (Instr[15:12]),
    .read_addr1    (RA1),
    .read_addr2    (RA2),
    .read_data1    (RD1),
    .read_data2    (RD2)
);

alu u_alu (
    .a             (SrcA),
    .b             (SrcB),
    .ALUControl    (ALUControl),
    .Result        (ALUResult),
    .ALUFlags
);

```

Figure 2: The code for inserting reg_file and alu into arm

Task 2:

The second task requires us to introduce a new instruction called SUBS/CMP, which performs a subtraction and also saves the resulting flags in a special register called FlagsReg(Table 2). These flags can be used to evaluate condition logic for branching.

Instruction	Format	Description	Bits
CMP	CMP R1, R2, R3	$R[D] = R[A] - R[B]$, Flag	1110 000 0010 1 AAAA DDDD 0000 0000 BBBB
	CMP R1, R2, #10	$R[D] = R[A] - I$, Flag	1110 001 0010 1 AAAA DDDD 0000 IIII IIII
BXX	BXX TAG	$PC = PC + (I \ll 2)$ if COND	COND 1010 IIII IIII IIII IIII IIII IIII
	B	Unconditional	1110
	BEQ	Equal	0000
	BNE	Not Equal	0001
	BGE	Greater or Equal	1010
	BGT	Greater	1100
	BLE	Less or Equal	1101
	BLT	Less	1011

Table 2: Added command and branching conditions

To implement this, we added a new register called FlagsReg into our arm code. This register is used to store the flags produced by the recent CMP command, and the always_ff block is being implemented to modify the register when a new control signal called FlagWrite is asserted(See Figure 3).

```

FlagsReg u_flags_reg (.clk, .FlagWrite(FlagWrite & CondEx), .write_data(ALUFlags), .read_data(StatusFlag));

```

```

1 //Junchao Zhou, Chenhan Dai
2 //04/19/2023
3 //EE469
4 //Lab #2, Task2
5
6 // FlagsReg is a flag register for updating flags
7 // Update flag only when Flagwrite signal is true
8 // Output asynchronously
9
10 // clk - system clock, same as the processor
11 // Flagwrite - write enable, allows the write_data to overwrite the 4 bit flag storage in memory
12 // write_data - the 4 bit flag which you intend to write into memory
13 // read_data - the data currently stored at memory
14 module FlagsReg(input logic clk,
15                 input logic Flagwrite,
16                 input logic [3:0] write_data,
17                 output logic [3:0] read_data);
18
19     // memory;
20     logic [3:0] memory;
21
22     // Write port
23     always_ff @(posedge clk) begin
24         if (Flagwrite)
25             memory <= (write_data);
26     end
27
28     // asynchronous read
29     assign read_data = memory;
30
31 endmodule
32

```

Figure 3: The code for FlagsReg

At the same time, we also improved the control by updating the SUB instruction(See Figure 4).

```

// SUB/CMP (Imm or Reg)
8'b00?_0010_? : begin // note that we use wildcard "?"
    PCSrc = 0;
    MemtoReg = 0;
    MemWrite = 0;
    ALUSrc = Instr[25]; // may use immediate
    FlagWrite = Instr[20]; // may write flag
    RegWrite = 1;
    RegSrc = 'b00;
    ImmSrc = 'b00;
    ALUControl = 'b01;
end

```

Figure 4: the updated SUB/CMP instruction

We also added logic to compute the conditions defined by EQ, NE, GE, GT, LE, and LT based on the saved flag bits. Hence, we updated the control for the branch instruction to check if the condition is valid before executing the branch or just ignoring the instruction completely (See Figure 5 and 6).

```

always_comb begin
  case (Instr[31:28])
    //EQ: Equal
    4'b0000: CondEx = StatusFlag[2];

    //NE: Not equal
    4'b0001: CondEx = ~StatusFlag[2];

    //GE: Greater or Equal
    4'b1010: CondEx = StatusFlag[3] ~^ StatusFlag[0];

    //LT: Less
    4'b1011: CondEx = StatusFlag[3] ^ StatusFlag[0];

    //GT: Greater
    4'b1100: CondEx = ~StatusFlag[2] & (StatusFlag[3] ~^ StatusFlag[0]);

    //LE: Less or Equal
    4'b1101: CondEx = StatusFlag[2] | (StatusFlag[3] ^ StatusFlag[0]);

    //Unconditional
    4'b1110: CondEx = 1; //doesn't matter

    default: CondEx = 0;
  endcase
end

```

Figure 5: the logic to compute the conditions defined by EQ, NE, GE, LE and LT

```

// B/BXX
8'b1010_???? : begin
  PCSrc      = CondEx;
  MemtoReg   = 0;
  MemWrite   = 0;
  ALUSrc     = 1;
  FlagWrite  = 0;
  RegWrite   = 0;
  RegSrc     = 'b01;
  ImmSrc     = 'b10;
  ALUControl = 'b00; // do an add
end

```

Figure 6: the updated B/BXX instruction

Result

Task 1:

The process of adding the register file and ALU to the ARM code has been completed, and a simulation of the processor has been run using ModelSim. The instructions for the simulation are read from the memfile.dat file(Figure 7).

```
MAIN      ADD R0, R15, #0
          SUB R1, R0, R0
          ADD R2, R1, #10
          ADD R3, R0, R2
          SUB R4, R2, #3
          SUB R5, R3, R4
          ORR R6, R4, R5
          AND R7, R6, R5
          STR R7, [R1, #0]
          B SKIP
          STR R1, [R1, #0]
          B LOOP
SKIP      LDR R8, [R1, #0]
LOOP      B LOOP
```

Figure 7: Base Processor Testing Program “memfile.dat”

The simulation has generated a waveform, which shows the behavior of various signals in the system. The waveform contains the following elements in order from top to bottom: clock signal (clk), reset signal (rst), program counter (PC), instruction (Instr), ALU result (ALUResult), data to be written (WriteData), memory write signal (MemWrite), and data read from memory (ReadData). For better illustration, we set PC as decimal to compare the steps in .dat file, memWrite and RegWrite are set to binay, and others are set to hexadecimal. The screen shot of the waveform can be seen below in Figure 8.




Figure 8: The waveform generated by the Processor.

The following is the completed version of Table 3.

Cycle	PC	Instr	SrcA	SrcB	ALUResult	WriteData	ReadData	MemWrite	RegWrite	Result
1	00	ADD R0, R15, #0	8	0	8	Don't Care	X	0	1	8
2	04	SUB R1, R0, R0	8	8	0	8	X	0	1	0
3	08	ADD R2, R1, #10	0	A	A	Don't Care	X	0	1	A
4	12	ADD R3, R0, R2	8	A	12	A	X	0	1	12
5	16	SUB R4, R2, #3	A	3	7	12	X	0	1	7
6	20	SUB R5, R3, R4	12	7	B	7	X	0	1	B
7	24	ORR R6, R4, R5	7	B	F	B	X	0	1	F
8	28	AND R7, R6, R5	F	B	B	B	X	0	1	B
9	32	STR R7, [R1, #0]	0	0	0	B	X	1	0	0
10	36	B SKIP(B # 1)	2C	4	30	0	X	0	0	30
11	48	LDR R8, [R1, #0]	0	0	B	Don't Care	B	0	1	B
12	52	B LOOP(B # -1)	3C	ffffff8	34	Don't Care	X	0	0	34
13	52	B LOOP # -1	3C	ffffff8	34	Don't Care	X	0	0	34
14	52	B LOOP # -1	3C	ffffff8	34	Don't Care	X	0	0	34
15	52	B LOOP # -1	3C	ffffff8	34	Don't Care	X	0	0	34
16	52	B LOOP # -1	3C	ffffff8	34	Don't Care	X	0	0	34
17	52	B LOOP # -1	3C	ffffff8	34	Don't Care	X	0	0	34
18	52	B LOOP # -1	3C	ffffff8	34	Don't Care	X	0	0	34
19	52	B LOOP # -1	3C	ffffff8	34	Don't Care	X	0	0	34

Table 3. First nineteen cycles of executing memfile.dat

Task 2:

The process of adding the CMP/SUBS and Conditional Branching has been completed, and a simulation of the processor has been run using ModelSim. The instructions for the simulation are read from the memfile2.dat file(Figure 9). And we wrote down the expected PC sequence on the left hand side.

0	ADD R0, R15, #0	MAIN	ADD R0, R15, #0
4	SUB R1, R0, R0		SUB R1, R0, R0
8	ADD R2, R1, #10		ADD R2, R1, #10
12	ADD R3, R0, R2		ADD R3, R0, R2
16	SUB R4, R2, #3		SUB R4, R2, #3
20	SUB R5, R3, R4		SUB R5, R3, R4
24	ORR R6, R4, R5		ORR R6, R4, R5
28	AND R7, R6, R5		AND R7, R6, R5
32	STR R7, [R1, #0]		STR R7, [R1, #0]
36	B SKIP		B SKIP
48	SKIP LDR R8, [R1, #0]	SKIP	LDR R8, [R1, #0]
52	B_START CMP R9, R6, #15	B_START	CMP R9, R6, #15
56	BNE B_START		BNE B_START
60	CMP R9, R5, R4		CMP R9, R5, R4
64	BNE BNE_TESTED		BNE BNE_TESTED
72	BNE_TESTED CMP R9, R2, R3	BNE_TESTED	CMP R9, R2, R3
76	BGE B_START		BGE B_START
80	CMP R9, R3, R2		CMP R9, R3, R2
84	BGE BGE_TESTED		BGE BGE_TESTED
92	BGE_TESTED CMP R9, R3, R2	BGE_TESTED	CMP R9, R3, R2
96	BLE B_START		BLE B_START
100	CMP R9, R2, R3		CMP R9, R2, R3
104	BLE BLE_TESTED		BLE BLE_TESTED
112	BLE_TESTED ADD R8, R1, #1	BLE_TESTED	ADD R8, R1, #1
116	LOOP B LOOP	LOOP	B LOOP

Figure 9: Updated Processor Testing Program “memfile2.dat”(On right)

The simulation has generated a waveform, which shows the behavior of various signals in the system. The waveform contains the following elements in order from top to bottom: clock signal (clk), reset signal (rst), program counter (PC), instruction (Instr), ALU result (ALUResult), data to be written (WriteData), memory write signal (MemWrite), and data read from memory (ReadData). The screen shot of the

waveform can be seen below in Figure 10. Due to the large dimensions of the screenshot, it has been divided into two sections. The upper portion depicts information from PC0 to PC92, while the lower section displays data from PC48 to PC116.



Figure 10: The waveform generated by the Processor

Appendix: SystemVerilog code

1) arm.sv

```
1  //Junchao Zhou, Chenhan Dai
2  //04/19/2023
3  //EE469
4  //Lab #2, Task1, 2
5
6  /* arm is the spotlight of the show and contains the bulk of the datapath and control logic. This module is split into two parts, the datapath and control.
7  */
8
9  // clk - system clock
10 // rst - system reset
11 // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and or immediates
12 // ReadData - data read out of the dmem
13 // WriteData - data to be written to the dmem
14 // MemWrite - write enable to allowed WriteData to overwrite an existing dmem word
15 // PC - the current program count value, goes to imem to fetch instruction
16 // ALUResult - result of the ALU operation, sent as address to the dmem
17
18 module arm (
19     input logic clk, rst,
20     input logic [31:0] Instr,
21     input logic [31:0] ReadData,
22     output logic [31:0] WriteData,
23     output logic [31:0] PC, ALUResult,
24     output logic MemWrite
25 );
26
27 // datapath buses and signals
28 logic [31:0] PCPrime, PCPlus4, PCPlus8; // pc signals
29 logic [3:0] RAL, RA2; // regfile input addresses
30 logic [3:0] RD1, RD2; // raw regfile outputs
31 logic [3:0] ALUFlags; // alu combinational flag outputs
32 logic [3:0] StatusFlag;
33 logic [31:0] ExtImm, SrcA, SrcB; // immediate and alu inputs
34 logic [31:0] Result; // computed or fetched value to be written into regfile or pc
35
36 // control signals
37 logic PCSrc, MemtoReg, ALUSrc, RegWrite, CondEx, FlagWrite;
38 logic [1:0] RegSrc, ImmSrc, ALUControl;
39
40 /* The datapath consists of a PC as well as a series of muxes to make decisions about which data words to pass forward and operate on. It is
41 ** noticeably missing the register file and alu, which you will fill in using the modules made in lab 1. To correctly match up signals to the
42 ** ports of the register file and alu take some time to study and understand the logic and flow of the datapath.
43 */
44
45 //-----
46 //----- DATAPATH -----
47 //-----
48
49 assign PCPrime = PCSrc ? Result : PCPlus4; // mux, use either default or newly computed value
50 assign PCPlus4 = PC + 'd4; // default value to access next instruction
51 assign PCPlus8 = PCPlus4 + 'd4; // value read when reading from reg[15]
52
53 // update the PC, at rst initialize to 0
54 always_ff @(posedge clk) begin
55     if (rst) PC <= 0;
56     else PC <= PCPrime;
57 end
58
59 // determine the register addresses based on control signals
60 // RegSrc[0] is set if doing a branch instruction
61 // RefSrc[1] is set when doing memory instructions
62 assign RAL = RegSrc[0] ? 4'd15 : Instr[19:16];
63 assign RA2 = RegSrc[1] ? Instr[15:12] : Instr[3:0];
64
65 // Register file with 16 registers
66 // with one input value and two output value base on correspond addresses
67 reg_file u_reg_file (
68     .clk (clk),
69     .wr_en (RegWrite),
70     .write_data (Result),
71     .write_addr (Instr[15:12]),
72     .read_addr1 (RAL),
73     .read_addr2 (RA2),
74     .read_data1 (RD1),
75     .read_data2 (RD2)
76 );
77
78 // Flag register
79 // Change StatusFlag from alu when flagwrite and condEx is true
80 FlagsReg u_flags_reg (
81     .clk (clk),
82     .FlagWrite (FlagWrite & CondEx),
83     .write_data (ALUFlags),
84     .read_data (StatusFlag)
85 );
86
87 // two muxes, put together into an always_comb for clarity
88 // determines which set of instruction bits are used for the immediate
89 always_comb begin
90     if (ImmSrc == 'b00) ExtImm = {{24{Instr[7]}}, Instr[7:0]}; // 8 bit immediate - reg operations
91     else if (ImmSrc == 'b01) ExtImm = {{20'b0}, Instr[11:0]}; // 12 bit immediate - mem operations
92     else ExtImm = {{6{Instr[23]}}, Instr[23:0], 2'b00}; // 24 bit immediate - branch operation
93 end
94
95 // WriteData and SrcA are direct outputs of the register file, whereas SrcB is chosen between reg file output and the immediate
96 assign WriteData = (RA2 == 'd15) ? PCPlus8 : RD2; // substitute the 15th regfile register for PC
97 assign SrcA = (RAL == 'd15) ? PCPlus8 : RD1; // substitute the 15th regfile register for PC
98 assign SrcB = ALUSrc ? ExtImm : WriteData; // determine alu operand to be either from reg file or from immediate
99
100 // ALU
101 // with two input source A and B
102 // Controlled by [1:0]ALUControl signal
103 // 00 for ADD, 01 for SUB, 10 for AND, 11 for OR
104 // Return computed result and flags
105 alu u_alu (
106     .a (SrcA),
107     .b (SrcB),
108     .ALUControl (ALUControl),
109     .Result (ALUResult),
110     .ALUFlags (ALUFlags)
111 );
112
113 // determine the result to run back to PC or the register file based on whether we used a memory instruction
114 assign Result = MemtoReg ? ReadData : ALUResult; // determine whether final writeback result is from dmemory or alu
115
116
117
118
```

```

118 /* The control consists of a large decoder, which evaluates the top bits of the instruction and produces the control bits
119 ** which become the select bits and write enables of the system. The write enables (Regwrite, Memwrite and PCSrc) are
120 ** especially important because they are representative of your processors current state.
121 */
122 //-----
123 //----- CONTROL
124 //-----
125
126 always_comb begin
127
128 // Decoder for CondEx
129 // Result is based on Condition signal from instruction
130 case (Instr[31:28])
131 //EQ: Equal
132 4'b0000: CondEx = StatusFlag[2];
133 //NE: Not equal
134 4'b0001: CondEx = ~StatusFlag[2];
135 //GE: Greater or Equal
136 4'b1010: CondEx = StatusFlag[3] ^~ StatusFlag[0];
137 //LT: Less
138 4'b1011: CondEx = StatusFlag[3] ^ StatusFlag[0];
139 //GT: Greater
140 4'b1100: CondEx = ~StatusFlag[2] & (StatusFlag[3] ^~ StatusFlag[0]);
141 //LE: Less or Equal
142 4'b1101: CondEx = StatusFlag[2] | (StatusFlag[3] ^ StatusFlag[0]);
143 //Unconditional
144 4'b1110: CondEx = 1; //Keep execute for uncondition
145 default: CondEx = 0;
146 endcase
147
148 casez (Instr[27:20])
149 // ADD (Imm or Reg)
150 8'b00?_0100_0 : begin // note that we use wildcard "?" in bit 25. That bit decides whether we use immediate or reg, but regardless we add
151 PCSrc = 0;
152 MemtoReg = 0;
153 Memwrite = 0;
154 ALUSrc = Instr[25]; // may use immediate
155 Flagwrite = 0;
156 Regwrite = 1;
157 RegSrc = 'b00;
158 ImmSrc = 'b00;
159 ALUControl = 'b00;
160 end
161 // SUB/CHP (Imm or Reg)
162 8'b00?_0010_? : begin // note that we use wildcard "?" in bit 25. That bit decides whether we use immediate or reg, but regardless we sub
163 PCSrc = 0;
164 MemtoReg = 0;
165 Memwrite = 0;
166 ALUSrc = Instr[25]; // may use immediate
167 Flagwrite = Instr[20]; // may write flag
168 Regwrite = 1;
169 RegSrc = 'b00;
170 ImmSrc = 'b00;
171 ALUControl = 'b01;
172 end
173 // AND
174 8'b000_0000_0 : begin
175 PCSrc = 0;
176 MemtoReg = 0;
177 Memwrite = 0;
178 ALUSrc = 0;
179 Flagwrite = 0;
180 Regwrite = 1;
181 RegSrc = 'b00;
182 ImmSrc = 'b00; // doesn't matter
183 ALUControl = 'b10;
184 end
185
186
187
188
189
190
191
192
193
194
195
196
197

```

```

198 // ORR
199 8'b000_1100_0 : begin
200     PCSrc = 0;
201     MemtoReg = 0;
202     MemWrite = 0;
203     ALUSrc = 0;
204     FlagWrite = 0;
205     RegWrite = 1;
206     RegSrc = 'b00;
207     ImmSrc = 'b00; // doesn't matter
208     ALUControl = 'b11;
209 end
210 // LDR
211 8'b010_1100_1 : begin
212     PCSrc = 0;
213     MemtoReg = 0;
214     MemWrite = 0;
215     ALUSrc = 1;
216     FlagWrite = 0;
217     RegWrite = 1;
218     RegSrc = 'b10; // msb doesn't matter
219     ImmSrc = 'b01;
220     ALUControl = 'b00; // do an add
221 end
222 // STR
223 8'b010_1100_0 : begin
224     PCSrc = 0;
225     MemtoReg = 0; // doesn't matter
226     MemWrite = 1;
227     ALUSrc = 1;
228     FlagWrite = 0;
229     RegWrite = 0;
230     RegSrc = 'b10; // msb doesn't matter
231     ImmSrc = 'b01;
232     ALUControl = 'b00; // do an add
233 end
234
235 // S/BXX
236 8'b010_???? : begin
237     PCSrc = CondEx; // depends on CondEx
238     MemtoReg = 0;
239     MemWrite = 0;
240     ALUSrc = 1;
241     FlagWrite = 0;
242     RegWrite = 0;
243     RegSrc = 'b01;
244     ImmSrc = 'b10;
245     ALUControl = 'b00; // do an add
246 end
247
248 default: begin
249     PCSrc = 0;
250     MemtoReg = 0; // doesn't matter
251     MemWrite = 0;
252     ALUSrc = 0;
253     FlagWrite = 0;
254     RegWrite = 0;
255     RegSrc = 'b00;
256     ImmSrc = 'b00;
257     ALUControl = 'b00; // do an add
258 end
259 endcase
260 end
261 endmodule
262
263
264
265
266

```

2) reg_file.vv

```

1 //Junchao Zhou, Chenhan Dai
2 //04/05/2023
3 //EE469
4 //Lab #1, Task2
5
6 //reg_file takes clk, wr_en, 32-bit write_data, 4-bit write_addr, read_addr1, read_addr2 as inputs,
7 // 32-bit read_data1, read_data2 as outputs. And we define a 16 * 32 bit memory.
8 // If write enable, the write data is be written into the write_address of the memory,
9 // and we read the data in read_addr1 and read_addr2 of the memory asynchronously.
10
11 module reg_file(input logic clk, wr_en,
12                 input logic [31:0] write_data,
13                 input logic [3:0] write_addr,
14                 input logic [3:0] read_addr1, read_addr2,
15                 output logic [31:0] read_data1, read_data2);
16
17     //logic [15:0][31:0] memory;
18     logic [31:0] memory [0:15];
19
20
21     // Write port
22     always_ff @(posedge clk) begin
23         if (wr_en)
24             memory[write_addr] <= write_data;
25     end
26
27     // Read Port 1
28     assign read_data1 = memory[read_addr1];
29
30     // Read Port 2
31     assign read_data2 = memory[read_addr2];
32 endmodule
33
34
35
36

```

```

36
37 // reg_file_testbench tests three cases
38 // 1. the write data is written into the register file the clock cycle after wr_en is asserted
39 // 2. Read data is updated to the register at an address the same cycle the address was
40 // provided
41 // 3. Read data is updated to write data at an address the cycle after the address was provided
42 // if the write address is the same and wr_en was asserted
43
44 module reg_file_testbench();
45 //Inputs
46 logic clk, wr_en;
47 logic [31:0] write_data;
48 logic [3:0] write_addr, read_addr1, read_addr2;
49
50 //Outputs
51 logic [31:0] read_data1, read_data2;
52
53 reg_file dut(.clk, .wr_en, .write_data, .write_addr,
54             .read_addr1, .read_addr2, .read_data1, .read_data2);
55
56 always #10 clk = ~clk;
57
58 // Initialize inputs
59 initial begin
60     clk = 0;
61     wr_en = 0;
62     write_data = 0;
63     write_addr = 0;
64     read_addr1 = 0;
65     read_addr2 = 1;
66     #10;
67
68     // Write data is written the cycle after wr-en is asserted
69     wr_en = 0;
70     write_addr = 0;
71     write_data = 32'h00abcdef;
72     #10;
73
74     wr_en = 1; #20;
75
76     // Read data is updated the same cycle the address is provided
77     wr_en = 0;
78     write_data = 32'h11111111;
79     write_addr = 1;
80     #10;
81
82     wr_en = 1;
83     #10;
84
85
86     read_addr1 = 0;
87     read_addr2 = 1;
88     #10;
89
90
91     // Read data is updated the cycle after the address is provided and
92     // wr_en is asserted
93     write_data = 32'h22222222;
94     write_addr = 0;
95     wr_en = 0;
96     #10;
97
98     wr_en = 1;
99     #10;
100
101     read_addr1 = 0;
102     read_addr2 = 1;
103     #10;
104     $stop;
105 end
106
107 endmodule

```

3) alu.sv

```

1  //Junchao Zhou, Chenhan Dai
2  //04/05/2023
3  //EE469
4  //Lab #1, Task2
5
6  // alu take 32-bit a, b, 2-bit ALUControl as input and return 32-bit Result and 4-bit ALUFlags as
7  // outputs. We define a 32-bit n-b as the inverse of b and a 33-bit temp to find if the ALU has
8  // carryout.
9  module alu(input logic[31:0]a, b,
10             input logic[1:0] ALUControl,
11             output logic[31:0] Result,
12             output logic[3:0] ALUFlags);
13
14             logic[31:0] n_b;
15             logic[32:0] temp;
16             assign n_b = ~b;
17
18             always_comb begin
19                 case(ALUControl)
20                     2'b00: begin
21                         Result = a + b;
22                         temp = a + b;
23                     end
24                     2'b01: begin
25                         Result = a - b;
26                         temp = a + n_b + 1;
27                     end
28                     2'b10: begin
29                         Result = a & b;
30                         temp = 0;
31                     end
32                     2'b11: begin
33                         Result = a | b;
34                         temp = 0;
35                     end
36                 endcase
37
38                 // ALUFlags[0] = 1 when the adder results in overflow
39                 ALUFlags[0] = ~(a[31] ^ b[31] ^ ALUControl[0]) & (a[31] ^ Result[31]) & ~ALUControl[1];
40                 //ALUFlags[0] = (~Result[31] & a[31] & ~b[31])|(Result[31]&~a[31] &~b[31]);
41
42                 // ALUFlags[1] = 1 when the adder produces a carry out
43                 ALUFlags[1] = temp[32];
44
45                 // ALUFlags[2] = 1 when the result is 0
46                 ALUFlags[2] = Result == 0;
47
48                 // ALUFlags[3] = 1 when the result is negative
49                 ALUFlags[3] = Result[31];
50             end
51         endmodule
52
53
54 // alu_testbench read the vector file alu.tv and tests all the cases in the file
55 module alu_testbench();
56     logic [31:0]a, b;
57     logic [1:0] ALUControl;
58     logic [31:0] Result;
59     logic [3:0] ALUFlags;
60     logic clk;
61     logic [103:0] testvectors [1000:0];
62
63     alu dut (.a(a), .b(b), .ALUControl(ALUControl), .Result(Result), .ALUFlags(ALUFlags));
64
65     parameter CLOCK_PERIOD = 100;
66
67     initial clk = 1;
68     always begin
69         #(CLOCK_PERIOD/2);
70         clk = ~clk;
71     end
72
73     initial begin
74         $readmemh("alu.tv", testvectors);
75         for(int i = 0; i < 20; i = i + 1) begin
76             {ALUControl, a, b, Result, ALUFlags} = testvectors[i]; @(posedge clk);
77         end
78     end
79 endmodule
80
81
82
83
84
85

```

4) top.sv

```

1  /* top is a structurally made toplevel module. It consists of 3 instantiations, as well as the signals that link them.
2  ** It is almost totally self-contained, with no outputs and two system inputs: clk and rst. clk represents the clock
3  ** the system runs on, with one instruction being read and executed every cycle. rst is the system reset and should
4  ** be run for at least a cycle when simulating the system.
5  */
6
7  // clk - system clock
8  // rst - system reset. Technically unnecessary
9  module top(
10     input logic clk, rst
11 );
12
13     // processor io signals
14     logic [31:0] Instr;
15     logic [31:0] ReadData;
16     logic [31:0] WriteData;
17     logic [31:0] PC, ALUResult;
18     logic MemWrite;
19
20     // our single cycle arm processor
21     arm_processor (
22         .clk      (clk      ),
23         .rst      (rst      ),
24         .Instr     (Instr     ),
25         .ReadData  (ReadData  ),
26         .WriteData (WriteData ),
27         .PC        (PC        ),
28         .ALUResult (ALUResult ),
29         .MemWrite  (MemWrite  )
30     );
31
32     // instruction memory
33     // contained machine code instructions which instruct processor on which operations to make
34     // effectively a rom because our processor cannot write to it
35     imem imemory (
36         .addr (PC      ),
37         .instr (Instr   )
38     );
39
40     // data memory
41     // contains data accessible by the processor through ldr and str commands
42     dmem dmemory (
43         .clk      (clk      ),
44         .wr_en    (MemWrite ),
45         .addr     (ALUResult ),
46         .wr_data  (WriteData ),
47         .rd_data  (ReadData  )
48     );
49
50 endmodule
51
52
53 /* testbench is a simulation module which simply instantiates the processor system and runs 50 cycles
54 ** of instructions before terminating. At termination, specific register file values are checked to
55 ** verify the processors' ability to execute the implemented instructions.
56 */
57 module testbench();
58
59     // system signals
60     logic clk, rst;
61
62     // generate clock with 100ps clk period
63     initial begin
64         clk = '1;
65         forever #50 clk = ~clk;
66     end
67
68     // processor instantiation. Within is the processor as well as imem and dmem
69     top cpu (.clk(clk), .rst(rst));
70
71     initial begin
72         // start with a basic reset
73         rst = 1; @(posedge clk);
74         rst <= 0; @(posedge clk);
75
76         // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the program will keep anything weird from hap
77         repeat(50) @(posedge clk);
78
79         // basic checking to ensure the right final answer is achieved. These DO NOT prove your system works. A more careful look at
80         // simulation and code will be made.
81
82         // task 1:
83         //assert(cpu.processor.u_reg_file.memory[8] == 32'd11) $display("Task 1 Passed");
84         //else $display("Task 1 Failed");
85
86         // task 2:
87         assert(cpu.processor.u_reg_file.memory[8] == 32'd1) $display("Task 2 Passed");
88         else $display("Task 2 Failed");
89
90         $stop;
91     end
92
93 endmodule

```

5)dmem.sv

```

1  /* dmem is a more traditional, albeit very uninteresting, random access 64 word x 32 bit per word memory.
2  ** This module is also written in RTL, and likely strongly resembles your own register file except for a
3  ** few minor differences. The first is that there is only a single read port, compared to the register
4  ** file's two read ports. The other difference is that the dmem is also byte aligned, and therefore
5  ** discards the bottom two bits of the address when doing a read or write.
6  **
7
8  // clk - system clock, same as the processor
9  // wr_en - write enable, allows the wr_data to overwrite the 32 bit word stored in memory[addr]
10 // addr - the location to which you intend to read or write from
11 // wr_data - the 32 bit data word which you intend to write into memory
12 // rd_data - the data currently stored at memory[addr]
13 module dmem (
14     input logic clk, wr_en,
15     input logic [31:0] addr,
16     input logic [31:0] wr_data,
17     output logic [31:0] rd_data
18 );
19
20     logic [31:0] memory [63:0];
21
22     // asynchronous read
23     assign rd_data = memory[addr[31:2]]; // word aligned, drop bottom 2 bits
24
25     // synchronous gated write
26     always_ff @(posedge clk) begin
27         if (wr_en) memory[addr[31:2]] <= wr_data; // word aligned, drop bottom 2 bits
28     end
29
30 endmodule

```

6) imem.sv

```

1  /* imem is the read only, 64 word x 32 bit per word instruction memory for our processor.
2  ** Its module is written in RTL, and it strongly resembles a ROM (read only memory) or LUT
3  ** (look up table). This memory has no clock, and cannot be written to, but rather it
4  ** asynchronously reads out the word stored in its memory as soon as an address is given.
5  ** The address and memory are byte aligned, meaning that the bottom two bits are discarded
6  ** when looking for the word. One important line to note is the
7  ** Initial $readmemb("memfile.dat", memory);
8  ** which determines the contents of the memory when the system is initialized. You will alter
9  ** this line to use programs given to you as a part of this lab.
10 **
11
12 // addr - 32 bit address to determine the instruction to return. Note not all 32 bits are used since this
13 // memory only has 64 words
14 // instr - 32 bit instruction to be sent to the processor
15 module imem(
16     input logic [31:0] addr,
17     output logic [31:0] instr
18 );
19     logic [31:0] memory [63:0];
20
21     // modify the name and potentially directory prefix of the file within to load the correct program and preprocessing
22     initial $readmemb("memfile2.dat", memory);
23
24     assign instr = memory[addr[31:2]]; // word aligned, drops bottom 2 bits
25
26 endmodule

```

7) FlagsReg.sv

```

1  //Junchao Zhou, Chenhan Dai
2  //04/19/2023
3  //EE469
4  //Lab #2, Task2
5
6  // FlagsReg is a flag register for updating flags
7  // update flag only when Flagwrite signal is true
8  // output asynchronously
9
10 // clk - system clock, same as the processor
11 // Flagwrite - write enable, allows the write_data to overwrite the 4 bit flag storage in memory
12 // write_data - the 4 bit flag which you intend to write into memory
13 // read_data - the data currently stored at memory
14 module FlagsReg(input logic clk,
15                 input logic Flagwrite,
16                 input logic [3:0] write_data,
17                 output logic [3:0] read_data);
18
19     // memory;
20     logic [3:0] memory;
21
22     // write port
23     always_ff @(posedge clk) begin
24         if (Flagwrite)
25             memory <= (write_data);
26     end
27
28     // asynchronous read
29     assign read_data = memory;
30
31
32 endmodule

```

8) memfile.dat

```

// ADD R - 1110_000_0100_0_AAAA_DDDD_0000_0000_BBBB
// ADD I - 1110_001_0100_0_AAAA_DDDD_0000_IIII_IIII

```

```
// SUB R - 1110_000_0010_0_AAAA_DDDD_0000_0000_BBBB
// SUB I - 1110_001_0010_0_AAAA_DDDD_0000_III_III
// AND  - 1110_000_0000_0_AAAA_DDDD_0000_0000_BBBB
// ORR  - 1110_000_1100_0_AAAA_DDDD_0000_0000_BBBB
// LDR  - 1110_010_1100_1_AAAA_DDDD_III_III_III
// STR  - 1110_010_1100_0_AAAA_DDDD_III_III_III
// B    - 1110_1010_III_III_III_III_III_III
```

11100010100011110000000000000000 // MAIN	ADD R0, R15, #0	0
11100000010000000001000000000000 //	SUB R1, R0, R0	4
11100010100000010010000000001010 //	ADD R2, R1, #10	8
11100000100000000011000000000010 //	ADD R3, R0, R2	12
11100010010000100100000000000011 //	SUB R4, R2, #3	16
11100000010000110101000000000100 //	SUB R5, R3, R4	20
11100001100001000110000000000101 //	ORR R6, R4, R5	24
11100000000001100111000000000101 //	AND R7, R6, R5	28
11100101100000010111000000000000 //	STR R7, [R1, #0]	32
11101010000000000000000000000001 //	B SKIP	36
11100101100000010001000000000000 //	STR R1, [R1, #0]	40
11101010000000000000000000000000 //	B LOOP	44
11100101100100011000000000000000 // SKIP	LDR R8, [R1, #0]	48
11101010111111111111111111111110 // LOOP	B LOOP	52

9) memfile2.dat

```
// ADD R - 1110_000_0100_0_AAAA_DDDD_0000_0000_BBBB
// ADD I - 1110_001_0100_0_AAAA_DDDD_0000_III_III
// SUB R - 1110_000_0010_0_AAAA_DDDD_0000_0000_BBBB
// SUB I - 1110_001_0010_0_AAAA_DDDD_0000_III_III
// CMP R - 1110_000_0010_1_AAAA_DDDD_0000_0000_BBBB
// CMP I - 1110_001_0010_1_AAAA_DDDD_0000_III_III
// AND  - 1110_000_0000_0_AAAA_DDDD_0000_0000_BBBB
// ORR  - 1110_000_1100_0_AAAA_DDDD_0000_0000_BBBB
// LDR  - 1110_010_1100_1_AAAA_DDDD_III_III_III
// STR  - 1110_010_1100_0_AAAA_DDDD_III_III_III
//COND_1010_III_III_III_III_III_III
```

```
// Equal      - COND = 0000
// Not Equal   - COND = 0001
// Greater or Equal - COND = 1010
// Greater     - COND = 1100
// Less or Equal - COND = 1101
```


// Less - COND = 1011

11100010100011110000000000000000 // MAIN	ADD R0, R15, #0	0
11100000010000000001000000000000 //	SUB R1, R0, R0	4
11100010100000010010000000001010 //	ADD R2, R1, #10	8
111000000100000000011000000000010 //	ADD R3, R0, R2	12
11100010010000100100000000000011 //	SUB R4, R2, #3	16
11100000010000110101000000000100 //	SUB R5, R3, R4	20
11100001100001000110000000000101 //	ORR R6, R4, R5	24
11100000000001100111000000000101 //	AND R7, R6, R5	28
11100101100000010111000000000000 //	STR R7, [R1, #0]	32
11101010000000000000000000000001 //	B SKIP	36
11100101100000010001000000000000 //	STR R1, [R1, #0]	40
11101010000000000000000000000000 //	B LOOP	44
11100101100100011000000000000000 // SKIP	LDR R8, [R1, #0]	48
11100010010101101001000000001111 // B_START	CMP R9, R6, #15	52
0001101011111111111111111111101 //	BNE B_START	56
11100000010101011001000000000100 //	CMP R9, R5, R4	60
00011010000000000000000000000000 //	BNE BNE_TESTED	64
1110101011111111111111111111010 //	B B_START	68
11100000010100101001000000000011 // BNE_TESTED	CMP R9, R2, R3	72
1010101011111111111111111111000 //	BGE B_START	76
11100000010100111001000000000010 //	CMP R9, R3, R2	80
10101010000000000000000000000000 //	BGE BGE_TESTED	84
11101010111111111111111111110101 //	B B_START	88
11100000010100111001000000000010 // BGE_TESTED	CMP R9, R3, R2	92
11011010111111111111111111110011 //	BLE B_START	96
11100000010100101001000000000011 //	CMP R9, R2, R3	100
11011010000000000000000000000000 //	BLE BLE_TESTED	104
11101010111111111111111111110000 //	B B_START	108
11100010100000011000000000000001 // BLE_TESTED	ADD R8, R1, #1	112
11101010111111111111111111111110 // LOOP	B LOOP	116