至试科技 ZHIXIN TECHNOLOGY FPGA 培训专家 www.zxopen.com

| 目茅 | ₹ | |
|-----|------------|----|
| 1. | ZX_1 开发板概述 | 2 |
| 2. | 串口通信 | 4 |
| 3. | 256 色 VGA | 4 |
| 4. | PS2 接口 | 5 |
| 5. | 蜂鸣器 | 5 |
| 6. | 流水灯 | |
| 7. | 四位按键 | 6 |
| 8. | EEPROM | 7 |
| 9. | 七段数码管 | 7 |
| 10. | CY7C68013A | 8 |
| 11. | LCD12864 | 9 |
| 12. | DM9000A | 10 |
| 13. | SDRAM | |
| 14. | | |
| 15. | | 13 |
| 16. | 系统时钟 | 14 |
| 17. | 系统复位 | 14 |
| | | |

U市斗1文 TECHNOLOGY FPGA 培训专家 www.zxopen.com


1. ZX 1 开发板概述


至芯推出的 ZX_1 开发板集成了百兆以太网、液晶屏、USB2.0 等高端外设,采用四层黑色沉金设计,保证设计的稳定性和灵活性。功能最大化,价格最低化,让大家用的起,学得会。

下面是各功能简介,如图1、2:

- 1. 百兆以太网接口(DM9000A)
- 2. USB2.0接口(Cy7c68013a)
- 3. PS2 接口
- 4. 无源蜂鸣器
- 5. 四个翠绿色流水灯
- 6. 6位连体共阳极七段数码管
- 7. LCD12864 液晶
- 8. 四位轻触按键
- 9. 系统复位按键
- 10. 重新加载按键
- 11. 串行通信接口(MAX232)
- 12. VGA 视频显示接口(256色)
- 13. AS 下载接口
- 14. 16Mbit 串行 Flash
- 15. JTAG 下载接口
- 16. ALTERA 四代 FPGA 芯片 (EP4CE10F17C8N)
- 17. 16PIN接口(LCD1602/4*4矩阵键盘)
- 18. 128MByteSDRAM (HY57V281620A)
- 19. 板载 50M 有源晶振
- 20. 外接 4*4 矩阵键盘
- 21. 64Kbit 串行存储芯片 EEPROM 24LC64(核心板覆盖, 图中未标出)








图二


至芯科技论坛 www.fpgaw.com

2. 串口通信



➤ FPGA管脚 to, location rs232_rx, pin_K5 $rs232_tx$, pin_K2


3. 256 色 VGA



FPGA管脚 to, location rs232_rx, pin_K5 rs232_tx, pin_K2 vga_vs, pin_A7 vga_hs, pin _A6


vga_b[1], pin _C6 vga_b[0], pin _B5 vga_g[2], pin _E5 vga_g[1], pin _A4 $vga_g[0]$, pin _D4 vga_r[2], pin _C3 $vga_r[1]$, pin _B1 $vga_r[0]$, pin _E8

4. PS2 接口




➤ FPGA管脚 to, location ps2_sclk, pin_N8 ps2_sda, pin_L8

5. 蜂鸣器



FPGA管脚 to, location Beep, pin_p9

6. 流水灯



➤ FPGA管脚

to, location


LED[0], pin_T12

LED[1], pin_P8

LED[2], pin_M8

LED[3], pin_M10

7. 四位按键



► FPGA管脚

to, location


key[0], pin_L3

key[1], pin_L1

key[2], pin_J6


key[3], pin_N1

8. EEPROM



➤ FPGA管脚 to, location eeprom_scl, pin_L2 eeprom_sda, pin_L4

9. 七段数码管



➤ FPGA管脚

to, location

sel[2], pin_L6

sel[1], pin_N6

sel[0], pin_M7

seg[0], pin_T11

seg[1], pin_T10

seg[2], pin_T9

seg[3], pin_T8


seg[4], pin_T7

seg[5], pin_T6

ZHI XIN TECHNOLOGY FPGA 培训专家 www.zxopen.com

seg[6], pin_T5
seg[7], pin_T4

10. **CY7C68013A**



➤ FPGA管脚

to, location

u_ifclk, pin_A5

usb_address[1], pin_J2

usb_address[0], pin_P2

usb_data[15], pin_R10

usb_data[14], pin_R11

usb_data[13], pin_R12

usb_data[12], pin_L7

usb_data[11], pin_P6

usb_data[10], pin_M6

usb_data[9], pin_R3

usb_data[8], pin_T2

usb_data[7], pin_D3

usb_data[6], pin_A3

usb_data[5], pin_B3

usb_data[4], pin_B4

usb_data[3], pin_R4


usb_data[2], pin_R5

usb_data[1], pin_R6

usb_data[0], pin_R7

| usb_flaga, | pin_C2 |
|-------------|--------|
| usb_flagb, | pin_N2 |
| usb_flagc , | pin_N3 |
| usb_sloe_n, | pin_P3 |
| usb_slrd_n, | pin_R9 |
| usb_slwr_n, | pin_R8 |

11. LCD12864



FPGA管脚

to, location

12864_res, pin_R1

12864_cs, pin_T3


12864_rs , pin_J1

12864_scl , pin_P1

12864_sda , pin_K6



12. **DM9000A**



FPGA管脚

to, location

sd[0], pin_C9

sd[1], pin_B9

sd[2], pin_E10

sd[3], pin_A10

sd[4], pin_B10

sd[5], pin_E11

pin_B11 sd[6],

pin_D11 sd[7],

sd[8], pin_B7

sd[9], pin_E6

sd[10], pin_A8

sd[11], pin_D8

sd[12], pin_B8

sd[13], pin_E9

sd[14], pin_D9

sd[15], pin_A9


cmd, pin_C8

ior, pin_B6

pin_D6 iow,

pin_D5 CS, pin_A11 rst, int, pin_C11

13. **SDRAM**



FPGA管脚

to, location

pin_J15 a[0],

pin_N14] a[1],

a[2], pin_P14

a[3], pin_N13

a[4], pin_T14

a[5], pin_L13

a[6], pin_L12

a[7], pin_L14

a[8], pin_K12

a[9], pin_J13


a[10], pin_J16

a[11], pin_J12

ba[0], pin_G15

| O | ZHI XIN T | 江科技 ECHNOLOGY | FPGA | 培训专家 | : ww | w.zxop | en.com |
|---------|-----------|-------------------------|------|---------|------------|--------|--------|
| ba[1], | pin_J14 | | | | | | |
| dom[1] | , pin_F9 | | | | | | |
| dom[0] | ,pin_C15 | | | | | | |
| scke, | pin_K11 | | | | | | |
| sclk, | pin_J11 | | | | | | |
| nwe , | pin_D16 | | | | | | |
| nscas, | pin_F16 | | | | | | |
| ncras, | pin_F15 | | | | | | |
| nscs, | pin_G16 | | | | | | |
| dq[0], | pin_A12 | | | | | | |
| dq[1], | pin_B12 | | | | | | 2 O A. |
| dq[2], | pin_A13 | | | | | | |
| dq[3], | pin_A14 | | | | | 4 | |
| dq[4], | pin_B14 | | | | | M | |
| dq[5], | pin_A15 | | | | 6 | .0 | |
| dq[6], | pin_B16 | | | | | | |
| dq[7], | pin_C16 | | | \$ | | | |
| dq[8], | pin_F10 | | | | Y ' | | |
| dq[9], | pin_F14 | | | · (1) | | | |
| dq[10], | | | | All II. | | | |
| dq[11], | | | | A. | | | |
| dq[12], | | | 7 _/ | | | | |
| dq[13], | | | 4/1- | | | | |
| dq[14], | | 1 | | | | | |
| dq[15], | pin_D12 | 7. | J>" | | | | |


14. LCD1602



FPGA管脚 to, location d[7], pin_R14 d[6], pin_T15 d[5], pin_R16 d[4], pin_P15 d[3], pin_P16 d[2], pin_N15 d[1], pin_N16 d[0], pin_L15 e, pin_L16 r_s, pin_K16

r_w, pin_K15

4*4 矩阵键盘 15.



至 Thi Xin Technology FPGA 培训专家 www.zxopen.com Thi Xin Technology FPGA 培训专家 www.zxopen.com

to, location

col[0], pin_L15

col[1], pin_N15

col[2], pin_P15

col[3], pin_T15

row[0], pin_R14

row[1], pin_R16

row[2], pin_P16

row[3], pin_N16

ELDESTIM. COM 系统时钟 16.

to, location

clk, pin_E1

系统复位 17.

to,location

rst_n, pin_K1