


Contents

- 1 Mealy State Machine
- 2 Moore State Machine
- 3 VHDL code for Sequence detector (101) using moore state machine
- 4 VHDL code for Sequence detector (101) using mealy state machine
- <u>5 TestBench VHDL code for sequence detector using Moore State Machine</u>
- 6 TestBench output waveform for Mealy and Moore State Machine

Mealy State Machine

The Output of the state machine depends on both present state and current input. When the input changes, the output of the state machine updated without waiting for change in clock




input.

Moore State Machine


The Output of the State machine depends only on present state. The output of state machine are only updated at the clock edge.






Let's construct the sequence detector for the sequence 101 using both mealy state machine and moore state machine.

Moore state require to four states st0,st1,st2,st3 to detect the 101 sequence.



Mealy state machine require only three states st0,st1,st2 to detect the 101 sequence.





VHDL code for Sequence detector (101) using moore state machine

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity moore is
Port ( clk : in STD LOGIC;
din : in STD LOGIC;
rst : in STD LOGIC;
dout : out STD LOGIC);
end moore;
architecture Behavioral of moore is
type state is (st0, st1, st2, st3);
signal present state, next state: state;
begin
synchronous_process: process (clk)
begin
if rising_edge(clk) then
if (rst = '1') then
present state <= st0;</pre>
else
present_state <= next_state;</pre>
end if;
end if;
end process;
```



```
output decoder : process(present state, din)
begin
next state <= st0; case (present state) is when st0 =>
if (din = '1') then
next state <= st1;</pre>
else
next state <= st0; end if; when st1 =>
if (din = '1') then
next state <= st1;</pre>
else
next state <= st2; end if; when st2 =>
if (din = '1') then
next state <= st3;</pre>
else
next state <= st0; end if; when st3 =>
if (din = '1') then
next state <= st1;</pre>
else
next state <= st2; end if; when others =>
next state <= st0; end case; end process; next state decoder :</pre>
process(present state) begin case (present state) is when st0 =>
dout <= '0'; when st1 =>
dout <= '0'; when st2 =>
dout <= '0'; when st3 =>
dout <= '1'; when others =>
dout <= '0';
end case;
end process;
end Behavioral;
```

VHDL code for Sequence detector (101) using mealy state machine

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mealy is
```



```
Port ( clk : in STD LOGIC;
din : in STD LOGIC;
rst : in STD LOGIC;
dout : out STD LOGIC);
end mealy;
architecture Behavioral of mealy is
type state is (st0, st1, st2, st3);
signal present state, next state : state;
begin
syncronous process : process (clk)
begin
if rising edge(clk) then
if (rst = '1') then
present state <= st0;</pre>
else
present state <= next state;</pre>
end if;
end if;
end process;
next state and output decoder : process(present state, din)
begin
dout <= '0'; case (present state) is when st0 =>
if (din = '1') then
next state <= st1;</pre>
dout <= '0';
else
next state <= st0;</pre>
dout <= '0'; end if; when St1 =>
if (din = '1') then
next state <= st1;</pre>
dout <= '0';
else
next state <= st2;</pre>
dout <= '0'; end if; when St2 =>
if (din = '1') then
```



```
next_state <= st1;
dout <= '1';
else
next_state <= st0;
dout <= '0'; end if; when others =>
next_state <= st0;
dout <= '0';
end case;
end process;
end Behavioral;</pre>
```

TestBench VHDL code for sequence detector using Moore State Machine

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY tb moore IS
END tb moore;
ARCHITECTURE behavior OF tb moore IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT moore
PORT(
clk : IN std_logic;
din : IN std logic;
rst : IN std logic;
dout : OUT std logic
);
END COMPONENT;
--Inputs
signal clk : std logic := '0';
```



```
signal din : std logic := '0';
signal rst : std logic := '0';
--Outputs
signal dout : std_logic;
-- Clock period definitions
constant clk period : time := 20 ns;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: moore PORT MAP (
clk => clk,
din => din,
rst => rst,
dout => dout
);
-- Clock process definitions
clk process :process
begin
clk <= '0';
wait for clk_period/2;
clk <= '1';
wait for clk_period/2;
end process;
-- Stimulus process
stim_proc: process
begin
rst <= '1';
wait for 100 ns;
rst <= '0';
```



```
din <= '0';
wait for 20 ns;
din <= '1';
wait for 20 ns;
din <= '0';
wait for 20 ns;
din <= '1';
wait for 20 ns;
din <= '0';
wait for 20 ns;
din <= '1';
wait for 20 ns;
din <= '0';
wait for 20 ns;
din <= '1';
end process;
END;
```

Note: Same testbench code can be used for Mealy VHDL code by simply changing the component name to mealy.



TestBench output waveform for Mealy and Moore State Machine



From the above shown waveform, sequence 101 is detected twice from the testbench VHDL code.

