

Logic Design Concepts

Zainalabedin Navabi

Logic Design Concepts


- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary

Logic Design Concepts

- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary

Number Systems

- Binary Numbers
- Hexadecimal Numbers



Number Systems

- Binary Numbers

$$(3256)_D = 6 \cdot 10^0 + 5 \cdot 10^1 + 2 \cdot 10^2 + 3 \cdot 10^3 = 3256$$

$$(10110)_B = 0 \cdot 2^0 + 1 \cdot 2^1 + 1 \cdot 2^2 + 0 \cdot 2^3 + 1 \cdot 2^4 = 22$$

10110₂ → 22_D

A number in specified base is evaluated by considering the weight
of each digit.


Number Systems

- Binary Numbers

$(1101.011)_B$ is $(13.375)_D$

$(19.7)_D$ is $(10011.101)_B$

- The weights of binary digits on the right hand side of binary point of a fractional binary number are $2^{-1}, 2^{-2}, 2^{-3}, \dots$




19.7

$$000(10011.101)_B \cdot A^{000}_H$$

Number Systems

- Hexadecimal Numbers

Hex	Decimal	Binary
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
A	10	1010
B	11	1011
C	12	1100
D	13	1101
E	14	1110
F	15	1111



- Hexadecimal Digits and Their Equivalent Decimal and Binary Representations

Number Systems

- Hexadecimal Numbers

$$(10011.101)_B = (13.A)_H$$

$$\underline{(11101100)}_B = (\underline{EC})_H$$



- Conversion from (to) a binary numbers to its (from) hexadecimal number are straightforward processes.

$$(A2.3C)_H \quad (101000010010.0011100)_B$$

$\begin{array}{r} 10^4 \\ 10^3 \\ 10^2 \\ 10^1 \\ 10^0 \end{array}$ $\begin{array}{r} 16^3 \\ 16^2 \\ 16^1 \\ 16^0 \end{array}$ $\begin{array}{r} 4^3 \\ 4^2 \\ 4^1 \\ 4^0 \end{array}$

Logic Design Concepts

- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary


Binary Arithmetic

- Signed Numbers
- Binary Addition
- Binary Subtraction
- Two's Complement System
- Overflow
- Fixed Point Numbers
- Floating Point Numbers

Binary Arithmetic

- Signed Numbers

(S&M)

+25 is 
-25 is 

$$\begin{array}{r} \text{(+25)} \\ \text{00011001} \\ \times 10000001 \\ \hline 00011001 \\ 00000000 \\ \hline 10011001 \\ \end{array}$$

$10011001 = -25$

a 3-25

- Left most bit of the number represents its sign.

Binary Arithmetic

- Binary Addition

Carry Bits:	0	0	0	1	1	1	1
A:	0	1	0	0	1	0	1
B:	0	0	1	0	1	1	0
Result:	<hr/>						
	0	1	1	1	1	0	0

$$\begin{array}{r} 75 \\ 45 \\ \hline 120 \end{array}$$

- The carry generated in each order is carried over to the next higher order slice.

Binary Arithmetic

- Binary Subtraction
 - Use Borrows
 - A Different Process from Binary Addition
 - A different hardware is needed

$$\begin{array}{r} 75: & 0100101011 \\ - 46: & \underline{00101101} \\ \hline 00011110 \end{array}$$

16 8 4 2 1

20 10
30

Binary Arithmetic

- Two's Complement System

00011001

11100110

00000001

11100111

(=25)


(complementing all bits)

(adding a 1)

(-25)

$$\begin{array}{r} 237 \\ 198 \\ \hline 039 \end{array}$$

- Two's complement system simplifies signed number arithmetic.



Binary Arithmetic

Two's Complement System

1	1	1	1	1	1	1
0	1	0	1	1	1	0
1	1	1	0	0	1	1
<hr/>						(+93)
<hr/>						(-25)
X	0	1	0	0	1	0

- In subtraction, $A-B$ is done by $A+(-B)$, in which $-B$ is two's complement of B .

Q3:
01011101
1010011

01000100
 $\rightarrow 68$

Binary Arithmetic

- Overflow

Sign Bits	1	0	1	1	0	1	0	0	1	0	0	1	1	1	0	0
1	0	1	1	1	0	1	0	0	1	0	0	1	1	1	0	0
1	0	1	1	1	0	1	0	0	1	0	0	1	1	1	0	0

$$\begin{array}{r} 00000000 \\ 00000000 \\ \hline 11000100 \end{array}$$

$$\begin{array}{r} 0101001 \\ 01101001 \\ \hline 11000010 \end{array}$$



- In 2's complement system, if adding two positive (negative) numbers results in negative (positive) number, an overflow occurs.

Binary Arithmetic


- Overflow correction

A	1	1	1	1	1	1	1	1	1	0	1	1	0	1	1	0
B	1	1	1	1	1	1	1	1	0	0	1	0	0	1	0	0
X	1	1	1	1	1	1	1	1	0	1	0	0	1	1	0	0

- Allocating more bits to the operators of arithmetic operations can correct overflow.

Binary Arithmetic

- Fixed Point Numbers



- A fixed-point number has integer and fractional parts.





Binary Arithmetic

- ## ■ Floating Point Numbers

Sign Mantissa \times *Radix*^{*Exponent*}

$$5 \rightarrow 5 \times 10^0 \rightarrow 50 \times 10^{-1}$$



- Exponent is signed number plus $2^{n-1}-1$
 - Here it is excess 127, that becomes 127-6, which is 121

Binary Arithmetic

■ Floating Point Numbers

Single-Precision 32-bit format:

S: 0 or 1

Exponent: 8-bit excess-127

Mantissa: 23 bit normalized

\$	Exponent	Mantissa
----	-----------------	-----------------

~~Double-Precision 64-bit format:~~

S: 0 or 1

Exponent: 11-bit excess-1023

Mantissa: 52 bit normalized

~~1023~~
~~1017~~

- A Single-Precision 32-Bit Format and a Double-Precision 64-Bit Format

Logic Design Concepts

- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary

Basic Logic Gates and Structures

- Logic Value System
- Logic Function Representation
- Inverter
- NAND and NOR gates
- AND and OR gates
- XOR gate
- MUX gate
- Three-State Gates
- Look-up Tables (LUT)
- Majority Function

Basic Logic Gates and Structures


- Logic Value System

Value	Description
0	Forcing 0 or Pulled 0
1	Forcing 1 or Pulled 1
Z	Float or High Impedance
X	Uninitialized or Unknown

- Four-Value Logic System

Basic Logic Gates and Structures



- Inverter Gate



- Inverter Gate, Its Logic Symbol, Its Algebraic Notations, and Its Truth Table

Basic Logic Gates and Structures


- NAND Gate



- NAND Gate, Its Logic Symbol, Its Algebraic Notations, and Its Truth Table

Basic Logic Gates and Structures

- NOR Gate




- NOR Gate, Its Logic Symbol, Its Algebraic Notations, and Its Truth Table

Basic Logic Gates and Structures

- AND and OR Gates



$$w = a \cdot b$$




$$w = a + b$$

$$w = a | b$$

a	b	w
0	0	0
0	1	0
1	0	0
1	1	1

a	b	w
0	0	0
0	1	1
1	0	1
1	1	1


AND



- AND and OR Gate, Their Logic Symbol, Their Algebraic Notations, and Their Truth Table

Basic Logic Gates and Structures

- XOR Gate




- XOR Gate, Its Logic Symbol, Its Algebraic Notations, and Its Truth Table

Basic Logic Gates and Structures

- MUX Gate

Two-to-one
2-to-1




$$w = s ? b : a$$

s	w
0	a
1	b


s	a	b	w
000	0	0	0
001	0	1	0
010	1	0	1
011	1	1	1
100	0	0	0
101	0	1	1
110	1	0	0
111	1	1	1

- MUX Gate, Its Logic Symbol, Its Algebraic Notations, and Its Truth Table




Basic Logic Gates and Structures

- MUX Gate – four to one





- A multiplexer can be used as a switch that selects one of its inputs depending on the binary value of its select input.



Basic Logic Gates and Structures


- MUX Gate – other logic gates



- Multiplexer Configurations

Basic Logic Gates and Structures




- MUX Gate - cascading




- A 4-to-1 Multiplexer Built out of Three 2-to-1 Multiplexers

Basic Logic Gates and Structures

- Three-State Gates




- Building a Multiplexer with Tri-state Gates



Basic Logic Gates and Structures

- Look-up Tables (LUT)



- Implementation of Majority Circuit using LUT

Basic Logic Gates and Structures

- ## ■ Logic Function Representation

	a	b	c	w
0:	0	0	0	0
1:	0	0	1	0
2:	0	1	0	0
3:	0	1	1	1
4:	1	0	0	0
5:	1	0	1	1
6:	1	1	0	1
7:	1	1	1	1

$$w = \text{MAJ}(a, b, c)$$

$$w = \sum_m (3, 5, 6, 7)$$




Diagram illustrating a 3-bit majority gate (MAJ) with inputs a , b , and c . The output is labeled $MAJ(a \oplus b \oplus c)$.

The output values for all combinations of a , b , and c are:

a	b	c	$MAJ(a \oplus b \oplus c)$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

- Example of Logic Function with Three Inputs and One Output

Logic Design Concepts

- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary

Designing Combinational Circuits

- Boolean Algebra
- Karnaugh Maps
- Don't Care Values
- Minimal Coverage
- Iterative Hardware
- Multiplexers and Decoders
- Activity Levels
- Enable / Disable Inputs
- A High-Level Design

Designing Combinational Circuits

Two Values Variables: $\emptyset, 1$
Operators: $\neg, \cdot, +$

■ Boolean Algebra

Involution Law

$$\bullet a = \bar{\bar{a}}$$

Identity Laws

$$\bullet a + 0 = a$$

$$\bullet a \cdot 1 = a$$

Null Elements

$$\bullet a + 1 = 1$$

$$\bullet a \cdot 0 = 0$$

Idempotent Laws

$$\bullet a + a = a$$

$$\bullet a \cdot a = a$$



Designing Combinational Circuits

■ Boolean Algebra

Complementary Laws

- $a + \bar{a} = 1$
- $a \cdot \bar{a} = 0$


Commutative Laws

- $a + (b + c) = (a + b) + c$
- $(a \cdot b) \cdot c = a \cdot (b \cdot c)$

Associative Laws

- $a + b \cdot c = (a + b) \cdot (a + c)$
- $a \cdot (b + c) = a \cdot b + a \cdot c$

Distributive Laws



Designing Combinational Circuits

- Boolean Algebra

Absorption Laws

- $a + a \cdot b = a$
- $a \cdot (a + b) = a$

Extended Absorption Laws

- $a + \bar{a} \cdot b = a + b$
- $a \cdot (\bar{a} + b) = a \cdot b$

$$a + a \cdot b = a$$
$$a \cdot (a + b) = a$$

Designing Combinational Circuits

- Boolean Algebra

$$((\bar{a}+b) + \bar{c}) \cdot ((\bar{a}+b) + \bar{d})$$

Duality

- If E is true, changing AND (\cdot) to OR (+), OR (+) to AND(\cdot), 1 to 0, and 0 to 1 results in E_D that is also true.

$$(\bar{a} \cdot \bar{b} + \bar{c}) \cdot (\bar{a} \cdot \bar{b} + \bar{d})$$



DeMorgan's Law

- $\overline{a \cdot b} = \bar{a} + \bar{b}$
- $\overline{a + b} = \bar{a} \cdot \bar{b}$

$$\frac{\overline{expr_1} \cdot \overline{expr_2}}{\overline{expr_1} + \overline{expr_2}} = \frac{\overline{expr_1} + \overline{expr_2}}{\overline{expr_1} \cdot \overline{expr_2}}$$

Designing Combinational Circuits

- Boolean Algebra – DeMorgan's Example



- An Overflow Detector

Designing Combinational Circuits

- Boolean Algebra

$$\begin{aligned}
 f &= a \cdot b + \bar{a} \cdot c + b \cdot c \rightarrow \text{Karnaugh Map} \\
 f &= a \cdot b + \bar{a} \cdot c + b \cdot c \cdot (a + \bar{a}) \\
 f &= a \cdot b + \bar{a} \cdot c + a \cdot b \cdot c + \bar{a} \cdot b \cdot c \\
 f &= a \cdot b \cdot (1 + c) + \bar{a} \cdot c \cdot (1 + b) \\
 f &= a \cdot b + \bar{a} \cdot c = a \cdot b + \bar{a} \cdot c
 \end{aligned}$$

- Minimization of Boolean Expression

Designing Combinational Circuits

- Karnaugh Maps

$$f = \overline{a} \cdot b \cdot c + a \cdot \overline{b} \cdot c + a \cdot b \cdot \overline{c} + a \cdot b \cdot \overline{c}$$


- Boolean expressions can be shown with Karnaugh maps.

$$= \sum_m (3, 5, 7, 6)$$

Designing Combinational Circuits

- ## ■ Karnaugh Maps

Row	a	b	c	f
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1





- A product term of a Boolean expression corresponds to every box of the Karnaugh map that contains a 1.

Designing Combinational Circuits

- Karnaugh Maps

$$\underline{a} \underline{b} \underline{c}, \underline{a} \bar{b} \underline{c}$$


- Boolean Adjacency: Two product terms are adjacent if they consist of the same Boolean variables and only one variable appears in its true form in one and complement in another (in one, -bar in another).
- Physical Adjacency: Two k-map boxes are adjacent if they are horizontally or vertically next to each other.



Designing Combinational Circuits

- Karnaugh Maps

$$\bar{a} \cdot b \cdot c + a \cdot \bar{b} \cdot c = b \cdot c$$



- Minimization of Functions Using K-map Grouping of Terms

Designing Combinational Circuits

- Karnaugh Maps


$$\begin{aligned}
 f &= \bar{a} \cdot b \cdot c + a \cdot \bar{b} \cdot c + a \cdot b \cdot \bar{c} + a \cdot b \cdot \bar{c} \\
 f &= \bar{a} \cdot b \cdot c + a \cdot \bar{b} \cdot c + a \cdot \bar{b} \cdot \bar{c} + a \cdot \bar{b} \cdot \bar{c} + a \cdot b \cdot \bar{c} + a \cdot b \cdot c \\
 f &= (b \cdot c) \cdot (\bar{a} + a) + (a \cdot c) \cdot (\bar{b} + b) + (a \cdot b) \cdot (\bar{c} + c) \\
 f &= (b \cdot c) \cdot (1) + (a \cdot c) \cdot (1) + (a \cdot b) \cdot (1) \\
 f &= b \cdot c + a \cdot c + a \cdot b
 \end{aligned}$$

- Boolean manipulations correspond to the mapping of function f .

$$\begin{aligned}
 a + a &= a \\
 a + a + a &= a
 \end{aligned}$$

Designing Combinational Circuits

- Karnaugh Maps



- Minimizing a 4-variable Function

Designing Combinational Circuits

- Karnaugh Maps

Four Corners:

Position:

$$\bar{a}\bar{b}cd + a\bar{b}cd + \bar{a}\bar{b}c\bar{d} + a\bar{b}c\bar{d}$$

$$NW, NE, SW, SE$$

$$\bar{b}\bar{c}d(\bar{a} + a)$$

$$\bar{b}\bar{c}d$$



$$+$$

$$\bar{b}c\bar{d}(\bar{a} + a)$$

$$\bar{b}c\bar{d}$$

$$\bar{b}\bar{d}(\bar{c} + c)$$


$$\bar{b}\bar{d}$$



- Combining Four Corners of a 4-variable Map

Designing Combinational Circuits


- Don't Care Values



Designing Combinational Circuits

- ### ■ Minimal Coverage

- Implicant.
 - Prime Implicant.
 - Essential Prime Implicant.



Designing Combinational Circuits

- Minimal Coverage

c d \ a b	00	01	11	10
00	1	-	1	
01	1	1		
11	1	1		
10				

w = ?

c d \ a b	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10				

w = ?

c d \ a b	00	01	11	10
00	1	-	1	
01	1	1		
11	1	1		
10				

w = $\bar{a} \cdot d + a \cdot \bar{c} \cdot d + ?$


c d \ a b	00	01	11	10
00	1	-	1	
01	1	1		
11	1	1		
10				

w = $\bar{a} \cdot d + a \cdot \bar{c} \cdot d + b \cdot \bar{c} \cdot d$

- Finding Minimal Coverage

Designing Combinational Circuits


- Iterative Hardware



- An Iterative Comparator


$A:$
11
10
11
10

$B:$
10
11
10
11



Designing Combinational Circuits


- Iterative Hardware



- A Comparator Bit for a Regular Structure

Designing Combinational Circuits


- Iterative Hardware



- The process of adding repeats for every bit position.

Designing Combinational Circuits


- Iterative Hardware




- An 8-bit Ripple Carry Adder

Designing Combinational Circuits

- Multiplexers and Decoders - An 8-bit 4-to-1 Mux




- An 8-bit 4-to-1 Mux



Designing Combinational Circuits



- Multiplexers and Decoders



■ A 4-to-1 Mux


Designing Combinational Circuits

- Multiplexers and Decoders - A 2-to-4 Decoder



■ A 2-to-4 Decoder

$i_1 \quad i_0$
" " 0 1
" " 1 0
" " 1 1




Designing Combinational Circuits

- Activity Levels



$$\overline{a \cdot b} = \neg(a \cdot b)$$
$$\overline{a \cdot b} = (\bar{a} + \bar{b})$$





- A NAND gate can also be looked at as an OR gate with active-low inputs and active-high output.

Designing Combinational Circuits



- Enable / Disable Inputs

- **Wiring Circuits with OE Control Inputs**



Designing Combinational Circuits

- A High-Level Design



- An Absolute Value Circuit



Logic Design Concepts


- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary

Storage Elements

- The Basic Latch
- Clocked D Latch
- Flip-Flops
- Flip-Flop Control
- Registers

Storage Elements

- The Basic Latch



- The Basic latch (Two Equivalent Circuits)


$$g(t) = f(a(t), g(t-1), \dots)$$

$$g(t) = f(a(t), s(t))$$

$$s(t) = g(a(t), s(t-1))$$

Storage Elements

- The Basic Latch




- Setting and Resetting the Basic Latch


*Clocked
D-Latch*

Storage Elements

- Clocked D Latch




- When clock becomes 1, the value of D will be stored until the next time that clock becomes 1.



Storage Elements

- Clocked D Latch


l/gisior



- A Quad Latch Using a Symbolic Representation of a Latch

Storage Elements

- Flip-Flops




- Edge Trigger Flip-flops



Storage Elements



- Flip-Flops



- **Latch Feedback Causes Unpredictable Results**







Storage Elements

- Flip-Flops
- **A D-Flip-Flop, Its Structure, Symbolic Notation and Waveform**



Storage Elements

- Flip-Flop Control



1: rising
ACTIVE
LOW

2: falling edge
ACTIVE hi
asynch

3: falling edge
ACTIVE high
Syncron

4: rising edge
ACTIVE LOW

- Flip-flops with Synchronous and Asynchronous Control

asynch
SET &
RESET



SET &
RESET

SET &
RESET

Synchro
SET & RESET

Storage Elements


- Flip-Flop Control



- Clock Enabling

Storage Elements

- Flip-Flop Control





- **Three-State Control**

Storage Elements

- Registers

OCTAL
rising edge
D-registered
with Sync. wav
active
SET
and
RESET



- An 8-bit register with an active-low three-state output control and a synchronous active low reset.

Logic Design Concepts


- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary

Sequential Circuit Design

- Finite State Machines
- Designing State Machines
- Mealy and Moore Machines
- One-Hot Realization
- Sequential Packages


Sequential Circuit Design

- Finite State Machines




- Huffman Model of a Sequential Circuit

Sequential Circuit Design



- Designing State Machines




- Problem Description - Searching for 1011

Moore

1011/011

Sequential Circuit Design

- Designing State Machines



- State Diagram for the 1011 Detector

	0	1
A	A	B
B	C	B
C	A	D
D	C	E
E	C	B

Sequential Circuit Design


- Designing State Machines

State variables

y_2, y_1, y_0

State	0	1	
000 A	A ₀₀₀	001 B	0
001 B	C ₀₀	001 B	0
010 C	A ₀₀₀	011 D	0
011 D	C ₀₀	100 E	0
100 E	C ₀₁₀	001 B	1
	State ⁺		w

- State Table of the 1011 Detector



Sequential Circuit Design

- Designing State Machines

State Assignment

State	y_2	y_1	y_0
A	0	0	0
B	0	0	1
C	0	1	0
D	0	1	1
E	1	0	0

- State Assignment

101
110
111

Unused States

Sequential Circuit Design

- Designing State Machines

mean X

	y_2	y_1	y_0	x	0	1	δ	w
A:	0	0	0		000	001	0	
B:	0	0	1		010	001	0	
C:	0	1	0		000	011	0	
D:	0	1	1		010	100	0	
E:	1	0	0		010	001	1	

$y_2^x = D_2$

$y_1^x = D_1$

$y_0^x = D_0$


DFF

$Q^+ = D$

- Transition Table for the 1011 Detector

Sequential Circuit Design

- Designing State Machines



A flip-flop excitation table showing the relationship between current states (y_2, y_1, y_0), inputs (x), and next states (D_2, D_1, D_0). The table includes a column for output w .


y_2	y_1	y_0	x	0	1	w
0	0	0	0	000	001	0
0	0	1	0	010	001	0
0	1	0	0	000	011	0
0	1	1	0	010	100	0
1	0	0	0	010	001	1
1	0	1	-	-	-	-
1	1	0	-	-	-	-
1	1	1	-	-	-	-

- Flip-Flop Excitation Tables



Sequential Circuit Design


- Designing State Machines



- Implementing Combinational Part

Sequential Circuit Design


- Designing State Machines



- Logic Block Diagram of the 1011 Detector


Sequential Circuit Design

- Mealy and Moore Machines



Sequential Circuit Design

- One-Hot Realization




$A: 1000$
 $B: 0100$
 $C: 0010$
 $D: 0001$



Sequential Circuit Design


- Sequential Packages - Counter



- State Diagram of a 2-bit Counter

Sequential Circuit Design


- Sequential Packages - Counter



- Excitation K-maps for a 2-Bit Up-Down Counter

Sequential Circuit Design

- Sequential Packages - Counter




- A Two-Bit Up-Down Counter

↳ binary

Sequential Circuit Design


- Sequential Packages - Counter




- Two-Bit Up-Counter with Added Features

Sequential Circuit Design

- Sequential Packages – Shift Register



A 4-bit Shift Register



m_1	0	0	1	1
m_0	0	1	0	1
no. of bits	4	1	1	1

Par.


Logic Design Concepts

- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary


Memories

- Static RAM Structure

SRAM
DRAM
ROM
NVM




- A 2^n m-bit Memory



Memories

- Static RAM Structure




- SRAM Structure

Logic Design Concepts

- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary


Bidirectional IO

- Bidirectional inout (input output) lines are useful for:
 - Cascading memories (RAM, ROM, etc)
 - Bus source selection
 - Reducing pin-count by sharing input and output lines




Bidirectional IO

- Bidirectional inout (input output) lines are useful for:
 - Cascading memories (RAM, ROM, etc)
 - **Bus source selection**
 - Reducing pin-count by sharing input and output lines



Bidirectional IO

- Bidirectional inout (input output) lines are useful for:
 - Cascading memories (RAM, ROM, etc)
 - Bus source selection
 - Reducing pin-count by sharing input and output lines




Logic Design Concepts

- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary



A Comprehensive Example: Serial Adder

- Problem Statement
- Design Partitioning
- Datapath Design



A Comprehensive Example: Serial Adder

- Problem Statement




$$\begin{array}{r} 100 \\ 10110110 \\ 01011101 \\ \hline 011 \end{array}$$

- Serial Adder Block Diagram

A Comprehensive Example: Serial Adder


- Design Partitioning



- Serial Adder Data/Control Partitioning


A Comprehensive Example: Serial Adder

- Datapath Design



A Comprehensive Example: Serial Adder


- Datapath Design



- Cascadable Shift-register Bit with an Enable Input


A Comprehensive Example: Serial Adder

- Serial Adder Controller



A Comprehensive Example: Serial Adder


- Serial Adder Controller




- Controller State Machine Implementation

A Comprehensive Example: Serial Adder

- ### ■ Serial Adder Controller



■ Controller Counter Implementation



Logic Design Concepts

- Number Systems
- Binary Arithmetic
- Basic Logic Gates and Structures
- Designing Combinational Circuits
- Storage Elements
- Sequential Circuit Design
- Memories
- Bidirectional IO
- A Comprehensive Example: Serial Adder
- Summary

Summary

- Summary
- Overview
- Combinational
- Sequential
- RT Level
- Complete design flow

