## **NVM-aware DBMS: A Survey**

#### Ethan Zhu

Department of Computer Science and Technology Nanjing University, Nanjing, P.R.China

Dec, 22, 2020





- Properties of NVMM
  - Properties of Optane DC DIMM
  - Persistent Memory Management
- Issues of NVMM
  - Write Reduction
  - Wear Leveling
- Optimization Techiniques on DBMS
  - Architecture of NVM-aware's DBMS
  - Index including the learning index
  - Persistent Data Structure upon a System Crash
  - Crash Recovery for Hybrid Storage DBMS: A Survey
  - Cold and Hot data Sepration
  - Tuning Parameters of DBMS combined with Deep Learning
  - Instantaneous Recovery using SCM-DRAM Storage Technology
- 4 Implementation
- 5 Acknowledgements and Questions



- Properties of NVMM
  - Properties of Optane DC DIMM
  - Persistent Memory Management
- 2 Issues of NVMM
- Optimization Techiniques on DBMS
- 4 Implementation
- 5 Acknowledgements and Questions



- Properties of NVMM
  - Properties of Optane DC DIMM
  - Persistent Memory Management
- 2 Issues of NVMM
- Optimization Techiniques on DBMS
- 4 Implementation
- 5 Acknowledgements and Questions

3/27

## Properties of NVMM



- An empirical guide to the behavior and use of scalable persistent memory
- Basic Performance Measurements of the Intel Optane DC Persistent Memory Module
- A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems
- A Survey of Non-Volatile Main Memory Technologies: State-of-the-Arts, Practices, and Future Directions

## Properties of Optane DIMM $^{1\ 2}$



- The behavior of NVDIMM of past and nowadays
  - ✓ It was broadly similar to DRAM-based DIMM.
  - ✓ But, it has high latency and low bandwidth.
  - √ So, "slower, persistent DRAM" is not correct.
  - Optane DIMM performance is dependent on the access size, access type, pattern, and degree of concurrency than DRAM performance.




Figure 1: Overview of (a) Optane platform, (b) Optane DIMM and (c) how Optane memories interleave across channels Optane DIMM can work as either volatile far memory with DRAM as cache (memory mode), or persistent memory with DRAM as main memory (AppDirect mode).


4 D F 4 P F F F F F F

<sup>&</sup>lt;sup>1</sup>An Empirical Guide to the Behavior and Use of Scalable Persistent Memory

<sup>&</sup>lt;sup>2</sup>https://zhuanlan.zhihu.com/p/229211653

## Read and Write Latency I





- The read latency for optane is  $2\times -3\times$  higher than DRAM.
  - √ This difference is due to Optane's longer media latency. And Optane memory is also pattern-dependent than DRAM.
- The random-vs-sequential gap is 20% for DRAM but 80% for Optane memory.
- Optane memory is similar to DRAM at store latency.
  - The memory store and fence instructions commit once the data reachs the ADR at the iMC.

5 / 27


## Read and Write Latency II



- Non-temporal stores (ntstore) are more expensive than writes with cache flushes (clwb).
- In general, the latency variance for Optane is extremely small, save for an extremely small number of "outliers".
- The sequential read latencies for Optane DIMMs have higher variances, as the first cache line access loads the entire XPLine into XPBuffer, and the following three accesses read data in the buffer.

#### Bandwidth I





 Optane bandwidth for random accesses under 256B (read/write unitś size) is poor.

#### Bandwidth II



- However, DRAM bandwidth does not exhibit a similar "knee" at 8kB.
  - √ Because the cost of opening a page of DRAM is much lower than accessing a new page of Optane.
- Interleaving improves peak read and write bandwidth by  $5.8\times$  and  $5.6\times$ .
  - The speedups match the number of DIMMs in the system and highlight the per-DIMM bandwidth limitations of Optane.
- The most striking feature of the graph is a dip in performance at 4 kB—this dip is an emergent effect caused by contention at the iMC, and it is maximized when threads perform random accesses close to the interleaving size.

## Best Practise for Optane DIMMs



- Avoid random accesses smaller than 256 B.
  - ✓ Avoid small stores, but if that is not possible, limit the working set to 16 kB per Optane DIMM.
- Use non-temporal stores when possible for large transfers, and control cache evictions.
- Limit the number of concurrent threads accessing an Optane DIMM.
- Avoid NUMA accesses (especially read-modify-write sequences).



- Properties of NVMM
  - Properties of Optane DC DIMM
  - Persistent Memory Management
- 2 Issues of NVMM
- Optimization Techiniques on DBMS
- 4 Implementation
- 5 Acknowledgements and Questions

## The Challenges to manage PM Efficiently



- Persistent memory is widely managed in the form of file systems.
  - As the byte-addressable NVMMs offer much better random access performance than traditional blocks devices.
  - The performace bottleneck of PM-based file systems have shifted from the hardware to the systems software stack.
  - It is essential to shorten the data path in the software stack.
- Many CPUs use write-back cache to achieve high performance for write operations.
  - The last level cache (LLC) may change the order of data written back to PM.
  - In case of power failure or system crash, it may cause a data inconsistency problem.
  - So, to guarantee data consistency in PM, the order of write operations and a write atomicity model are required.
- Persistent objects and data structures are more promising to PM programming compared to PM-based file systems.
  - However, theose persistent objects and data structures still face the challenges of guaranteeing data consistency:

#### Write Order Guarantee



- Hardware Primitives
  - NV-tree: A consistent and workload-adaptive tree structure for non-volatile memory
  - Bztree: A high-performance latch-free range index for non-volatile memory
  - Intel architecture instruction set extensions programing reference 3 4
- Write-through Cache
  - Mnemosyne: Lightweight persistent memory
  - Architecture exploration for ambient energy harvesting nonvolatile processors
- Persistent Cache
  - Kiln: Closing the performance gap between systems with and without persistence support

<sup>&</sup>lt;sup>3</sup>https://software.intel.com/sites/landingpage/IntrinsicsGuide/

<sup>&</sup>lt;sup>4</sup>https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf

## Atomic Updating



- System software for persistent memory
- Better I/O through byte-addressable, persistent memory
- NOVA: A log-structured file system for hybrid volatile/non-volatile main memories
- Fault-tolerant precise data access on distributed log-structured merge-tree
- Atomic persistence for SCM with a non-intrusive backend controller



- Properties of NVMM
- Issues of NVMM
  - Write Reduction
  - Wear Leveling
- Optimization Techiniques on DBMS
- 4 Implementation
- 5 Acknowledgements and Questions



- Properties of NVMM
- Issues of NVMM
  - Write Reduction
  - Wear Leveling
- Optimization Techiniques on DBMS
- 4 Implementation
- 5 Acknowledgements and Questions

#### Write Reduction I



- Data migration
  - RAMZzz: Rank-aware DRAM power management with dynamic migrations and demotions
  - PDRAM: A hybrid PRAM and DRAM main memory system
  - Exploring phase change memory and 3D die-stacking for power/thermal friendly, fast and durable memory architectures
  - CLOCK-DWF: A write-history-aware page replacement algorithm for hybrid PCM and DRAM memory architectures
  - Effcient page caching algorithm with prediction and migration for a hybrid main memory
  - RAMinate: Hypervisor-based virtualization for hybrid main memory systems
- Caching or Buffering
  - Scalable high performance main memory system using phase-change memory technology



#### Write Reduction II



- Inner-NVM write reduction
  - Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance
  - Preventing PCM banks from seizing too much power
  - Kiln: Closing the performance gap between systems with and without persistence support
- A lazy write mechanism
  - Scalable high performance main memory system using phase-change memory technology
- Memory compression mechanisms
  - CompEx: Compression-Expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM
  - Write-aware management of NVM-based memory extensions



- Properties of NVMM
- Issues of NVMM
  - Write Reduction
  - Wear Leveling
- Optimization Techiniques on DBMS
- 4 Implementation
- 5 Acknowledgements and Questions

## Wear Leveling I



- PDRAM: A hybrid PRAM and DRAM main memory system
- Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling
- 3 Zombie memory: Extending memory lifetime by reviving dead blocks
- Dynamically Replicated Memory: Building Reliable Systems from Nanoscale Resistive Memories
- Optimizing Systems for Byte-Addressable NVM by Reducing Bit Flipping
- Kevlar-Software Wear Management for Persistent Memories



- Properties of NVMM
- Issues of NVMM
- Optimization Techiniques on DBMS
  - Architecture of NVM-aware's DBMS
  - Index including the learning index
  - Persistent Data Structure upon a System Crash
  - Crash Recovery for Hybrid Storage DBMS: A Survey
  - Cold and Hot data Sepration
  - Tuning Parameters of DBMS combined with Deep Learning
  - Instantaneous Recovery using SCM-DRAM Storage Technology
- 4 Implementation



- Properties of NVMM
- Issues of NVMM
- Optimization Techiniques on DBMS
  - Architecture of NVM-aware's DBMS
  - Index including the learning index
  - Persistent Data Structure upon a System Crash
  - Crash Recovery for Hybrid Storage DBMS: A Survey
  - Cold and Hot data Sepration
  - Tuning Parameters of DBMS combined with Deep Learning
  - Instantaneous Recovery using SCM-DRAM Storage Technology
- 4 Implementation



#### Architecture of NVM-aware's DBMS I



- $\begin{tabular}{ll} \hline \textbf{O} Scalable high performance main memory system using phase-change \\ memory technology $\rightarrow$ $DRAM+PCM$ \\ \hline \end{tabular}$
- ② A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement  $\rightarrow$  Flash SSD + PCM
- ullet Evaluating Phase Change Memory for Enterprise Storage Systems o Flash SSD + PCM + DRAM
- A Prolegomenon on OLTP Database Systems for Non-Volatile Memory
- ullet Let's Talk About Storage & Recovery Methods for Non-Volatile Memory Database Systems  $\to$  pure NVM + CPU cache and No DRAM
- lacktriangle Storage Management in the NVRAM Era ightarrow NVM + DRAM

◆□▶◆□▶◆壹▶◆壹▶ 壹 からで

16/27

#### Architecture of NVM-aware's DBMS II



- ${\color{red} \bullet}$  NVRAM-aware Logging in Transaction Systems  $\rightarrow$  logging in NVMM and others in HDD/SSD
- $\hbox{ Scalable Logging through Emerging Non-Volatile Memory} \rightarrow \hbox{ logging in NVMM and others in HDD/SSD}$
- Managing Non-Volatile Memory in Database Systems
- $f ilde{f w}$  Better IO Through Byte-addressable Persistent Memory ightarrow BPFS
- lacktriangle System Software for Persistent Memory ightarrow PMFS
- f Q NOVA: A Log-structured File System for Hybrid Volatile Non-volatile Main Memory ightarrow NOVA
- The Design and Implementation of a Non-Volatile Memory Database Management System
- lacktriangledown High Performance Multi-core Transaction Processing via Deterministic Execution o phd thesis

4□ > 4□ > 4□ > 4□ > 4□ > 4□



- Properties of NVMM
- 2 Issues of NVMM
- Optimization Techiniques on DBMS
  - Architecture of NVM-aware's DBMS
  - Index including the learning index
  - Persistent Data Structure upon a System Crash
  - Crash Recovery for Hybrid Storage DBMS: A Survey
  - Cold and Hot data Sepration
  - Tuning Parameters of DBMS combined with Deep Learning
  - Instantaneous Recovery using SCM-DRAM Storage Technology
- 4 Implementation



#### Index I



- A Survey of B-Tree Locking Techniques
- NV-tree: A Consistent and Workload-adaptive Tree Structure for Non-volatile Memory → optimization of hardware primitives for write order guarantee
- The Bw-Tree: A B-tree for New Hardware
- lacktriangle Building A Bw-Tree Takes More Than Just Buzz Words ightarrow Bw-Tree
- BzTree: A High-Performance Latch-free Range Index for Non-Volatile Memory → Bz-tree → optimization of hardware primitives for write order guarantee  $^5$
- Evaluating Persistent Memory Range Indexes
- Dash: Scalable Hashing on Persistent Memory
- Easy Lock-Free Indexing in Non-Volatile Memory → PMWCAS

#### Index II



- PiBench Online: Interactive Benchmarking of Persistent Memory Indexes
- Bloom Filter
  - SuRF: Practical Range Query Filtering with Fast Succinct Tries
- USM-tree
  - LSM-based storage techniques: a survey → VLDBJ
- Learning Index
  - The Case for Learned Index Structures
  - ALEX: An Updatable Adaptive Learned Index
  - Learning Multi-dimensional Indexes
  - XIndex: A Scalable Learned Index for Multicore Data Storage

Dec, 22, 2020



- Properties of NVMM
- Issues of NVMM
- Optimization Techiniques on DBMS
  - Architecture of NVM-aware's DBMS
  - Index including the learning index
  - Persistent Data Structure upon a System Crash
  - Crash Recovery for Hybrid Storage DBMS: A Survey
  - Cold and Hot data Sepration
  - Tuning Parameters of DBMS combined with Deep Learning
  - Instantaneous Recovery using SCM-DRAM Storage Technology
- 4 Implementation



#### Persistent Data Structure



- On't persist all: Efficient persistent data structures
- Closing the performance gap between DRAM and PM for in-memory index structures
- Flatstore: An ecient log-structured key-value storage engine for persistent memory



- Properties of NVMM
- Issues of NVMM
- Optimization Techiniques on DBMS
  - Architecture of NVM-aware's DBMS
  - Index including the learning index
  - Persistent Data Structure upon a System Crash
  - Crash Recovery for Hybrid Storage DBMS: A Survey
  - Cold and Hot data Sepration
  - Tuning Parameters of DBMS combined with Deep Learning
  - Instantaneous Recovery using SCM-DRAM Storage Technology
- 4 Implementation



## Crash Recovery for Hybrid Storage DBMS: A Survey I



- The Recovery Manager of the System R Database Manager
- ARIES a transaction recovery method supporting fine-granularity locking and partial rollbacks using write-ahead logging
- Segment-Based Recovery Write-ahead logging revisited
- From ARIES to MARS Transaction Support for Next-Generation Solid State Drives
- Fast Databases with Fast Durability and Recovery Through Multicore Parallelism
- Rethinking Main Memory OLTP Recovery
- Scalable Logging through Emerging Non-Volatile Memory
- Low-Overhead Asynchronous Checkpointing in Main-Memory Database Systems
- Write-Behind Logging

## Crash Recovery for Hybrid Storage DBMS: A Survey II



- Constant Time Recovery in Azure SQL Database
- An Empirical Evaluation of In-Memory Multi-Version Concurrency Control
- Fast Serializable Multi-Version Concurrency Control for Main-Memory Database Systems
- Scalable Garbage Collection for In-Memory MVCC Systems <sup>6</sup>



- Properties of NVMM
- 2 Issues of NVMM
- Optimization Techiniques on DBMS
  - Architecture of NVM-aware's DBMS
  - Index including the learning index
  - Persistent Data Structure upon a System Crash
  - Crash Recovery for Hybrid Storage DBMS: A Survey
  - Cold and Hot data Sepration
  - Tuning Parameters of DBMS combined with Deep Learning
  - Instantaneous Recovery using SCM-DRAM Storage Technology
- 4 Implementation



23 / 27

## Cold and Hot data Sepration <sup>7</sup>



- Reducing the Storage Overhead of Main-Memory OLTP Databases with Hybrid Indexes
- LeanStore: In-Memory Data Management Beyond Main Memory
- Larger-than-Memory Data Management on Modern Storage Hardware for In-Memory OLTP Database Systems

23 / 27



- Properties of NVMM
- Issues of NVMM
- Optimization Techiniques on DBMS
  - Architecture of NVM-aware's DBMS
  - Index including the learning index
  - Persistent Data Structure upon a System Crash
  - Crash Recovery for Hybrid Storage DBMS: A Survey
  - Cold and Hot data Sepration
  - Tuning Parameters of DBMS combined with Deep Learning
  - Instantaneous Recovery using SCM-DRAM Storage Technology
- 4 Implementation

### **Tuning Parameters**



- Automatic Database Management System Tuning Through Large-scale Machine Learning → OtterTune
- ② An End-to-End Automatic Cloud Database Tuning System Using Deep Reinforcement Learning  $\rightarrow$  CBDTune
- QTune: A QueryAware Database Tuning System with Deep Reinforcement Learning → QTune



- Properties of NVMM
- Issues of NVMM
- Optimization Techiniques on DBMS
  - Architecture of NVM-aware's DBMS
  - Index including the learning index
  - Persistent Data Structure upon a System Crash
  - Crash Recovery for Hybrid Storage DBMS: A Survey
  - Cold and Hot data Sepration
  - Tuning Parameters of DBMS combined with Deep Learning
  - Instantaneous Recovery using SCM-DRAM Storage Technology
- 4 Implementation

## Instantaneous Recovery and Intermittent Computation



- SOFORT: A Hybrid SCM-DRAM Storage Engine for Fast Data Recovery
- Constant Time Recovery in Azure SQL Database
- Intermittent Computation without Hardware Support or Programmer Intervention
- Instant Recovery with Write-Ahead Logging: Page Repair, System Restart, Media Restore, and System Failover



- Properties of NVMM
- Issues of NVMV
- Optimization Techiniques on DBMS
- Implementation
- 5 Acknowledgements and Questions

## **Technology Selection**



- Environments Setting
- DBMSs testbed and Programming
  - \* File System. It goes through the kernel virtual filesystem (VFS) layer.
  - ✓ libpm Library.
- Microbenchmark and Macrobenchmark
- Evaluation Methods
  - ✓ Latency
  - √ Bandwidth
  - √ Recovery Time
  - √ Execution Time Breakdown using Perf<sup>8</sup>

26/27



- Properties of NVMM
- 2 Issues of NVMM
- Optimization Techiniques on DBMS
- 4 Implementation
- 5 Acknowledgements and Questions

27 / 27

# Thank you! Welcome for any questions!



Ethan Zhu
Department of Computer Science and Technology
Nanjing University, Nanjing, P.R.China