Juan Sebastian Mejia Vallejo

Architecture and implementation of a Broadband Network Gateway using a programmable dataplane processor

Campinas

2018

UNIVERSIDADE ESTADUAL DE CAMPINAS
Faculdade de Engenharia Elétrica e de Computação

Juan Sebastian Mejia Vallejo

Architecture and implementation of a Broadband Network Gateway using a programmable dataplane processor

Dissertação apresentada à Faculdade de Engenharia Elétrica e de Computação da Universidade Estadual de Campinas como parte dos requisitos exigidos para a obtenção do título de Mestre em Engenharia Elétrica, na Área de Engenharia de Computação.

Supervisor: Prof. Dr. Christian Rodolfo Esteve Rothenberg

Este exemplar corresponde à versão final da tese defendida pelo aluno Juan Sebastian Mejia Vallejo, e orientada pelo Prof. Dr. Christian Rodolfo Esteve Rothenberg

---

Campinas

2018

Inclua aqui o pdf com a ficha catalográfica fornecida pela BAE.

Inclua aqui a folha de assinaturas.

Abstract

Broadband Network Gateways (BNGs) play a crucial role in today's networks, it hands all access network traffic (e.g., DSL traffic), provisioning of such policies like rate limiter, tunneling, and complex network management mechanisms that a Internet Service Providers (ISPs) needs to implement his services. These network devices are expensive, proprietary, limited and slow device upgrading, become a point of failure to deploy new features, add functionalities and correct issues on the network without disrupting the normal service operation.
In this work, we propose a software-based virtualized BNG device running on inexpensive commodity hardware using high-level language for programming protocol-independent packet processors over a Multi-Architecture Compiler System to remove some of these barriers to innovation.

Keywords: Computer Networks; Software Defined Networking; OpenFlow; Future Internet.

Resumo

Adicionar resumo em portugues...

Palavras-chaves: Redes de Computadores, Software Defined Networking, OpenFlow, Internet do Futuro.

Contents

1 Introduction . . . 1
1.1 Objectives . . . 2
1.2 Text Structure . . . 3
2 Literature Review . . . 5
2.0.1 Broadband Access Networks . . . 5
2.0.2 Programming Protocol-Independent Packet Processors (P4) . . . 6
2.0.3 Multi-Architecture Compiler System for Abstract Dataplanes (MACSAD) 7
2.0.4 Open Data Plane (ODP) . . . 8
3 Related works . . . 11
4 Implementation . . . 13
4.0.1 Architecture . . . 13
4.0.2 BNG data plane . . . 14
4.0.2.1 L2 mac table . . . 14
4.0.2.2 Nat table . . . 14
4.0.2.3 GRE tables . . . 15
4.0.2.4 IPV4 table . . . 15
4.0.2.5 Parser/Deparser . . . 15
4.0.2.6 Rate limiter . . . 16
4.0.2.7 Firewall . . . 16
4.0.2.8 Rate limiter . . . 16
4.0.3 Macsad P4_16 support . . . 16
4.0.4 Integration with OPD API's . . . 17
4.0.4.1 Weighted fair queuing (WFQ) . . . 17
4.0.4.2 Scheduled TX Processing . . . 18
4.0.5 Set Valid/Invalid functions . . . 18
4.0.6 Drop functions . . . 19
4.0.7 BNG UL/DL Controller . . . 19
5 Evaluation . . . 21
5.1 Functional Evaluation . . . 21
5.2 Performance Evaluation . . . 21
5.2.1 Performance Benchmarks . . . 23
5.2.1.1 Maximum Throughput . . . 23
6 Conclusion . . . 25

6.1 Results 25
6.2 Use Cases 25
6.3 Future Work 25

Bibliography **27**

Annex **29**
ANNEX A P4 code of BNG **31**
ANNEX B Publications **33**

When a goal is reached, it is necessary to think and value those things that led us to reach it; the walked path and the learned lessons. I would like to dedicate this work all the people who gave me their prayers, words of encouragement but also his wisdom, love and support; this goal has been possible thanks all of you. I am sure that in any place God will allow us to meet people like you to keep growing in both personal and professionally.

Acknowledgements

My thanks to my parents, whoever has motivated me to go further and give me the best example of dedication.
I am grateful for my family, for his support in the distance and send me his best wishes and prays.

Christian Esteve Rothenberg, my supervisor, and friend. Many thanks to INTRIG group for bringing me support many times and even for its friendship outside of the university.

Ericsson Innovation Center Brazil, for sponsoring this work, and Ericsson Traffic Lab in Hungary, for technical support.

"The true sign of intelligence is not knowledge but imagination"
Albert Einstein

List of Figures

Figure 1 – Access Network Provider Model. 5
Figure 2 – P4 Abstract Forwarding Model. Source: Adapted from (P *et al.*, 2013). . . 6
Figure 3 – Macsad architecture. Source:(PATRA *et al.*, 2017) 7
Figure 4 – ODP system architecture. Source:.... 9
Figure 5 – BNG software architecture. 13
Figure 6 – BNG data plane. 14
Figure 7 – Evolution of the language between versions P4_14 (v 1.0 and 1.1) and P4_16. 17
Figure 8 – BNG performance evaluation scenario. 22
Figure 9 – Best-case Tables information. 22

List of Tables

Table 1 – Feature comparison list of different Switch software implementations. 12

1 Introduction

The advent of new services like Video-on-Demand (Vod), video conference, Virtual Private Network (VPN) and cloud-based new services, has increased the demand for access to broadband services (The Organization for Economic Co-operation and Development (OECD), 2016). In addition, many further access technologies such as xDSL, optical access and wireless technologies such as WiMAX and LTE require rapid deployment of services and devices guaranteeing performance in Internet Services provider (ISP) networks.

In an Internet service provider (ISP) network the Broadband Network Gateway (BNG) has the function of managing all access network traffic (e.g., DSL traffic) and other critical functions like to allow access and authentication for thousands of subscribers, monitoring, establishing sessions, tunnels and controls the user line rate. The fact that all sessions tunnels (e.g.., PPPoE, GRE) are terminated at the BNG means that is aggregated in a single point causing poor performance and quality of service. Therefore is no surprise that this device becomes expensive and hardware proprietary boxes, often the operator pay for some functionality that won't be used and the hardware boxes upgrade require a long wait until the next version available.

In recent years, in order to resolve this problem to turn this rigid hardware device into a software-based network and reduce time to market of new services and those functionalities have been decomposed and dynamically instantiated at different points of the network. This concept is following the trend of Software-Defined Networking (SDN) and Network functions virtualization (NFV) that turn some network functionalities into virtualized software processing running on a server (e.g., off-the-rack x86 servers), switches or even cloud computing infrastructure (HAN *et al.*, 2015).

Our approach to create an fully open and programmable BNG data plane is using a high-level language for programming protocol-independent packet processors (P4), this is a Domain-specific language (DSL) with a number of functions optimized around network data forwarding. Such a DSL can support customizing the forwarding behavior of the switch and may also be ported to other hardware or software switches that support the same language. In this work, we present an approach to implementing a BNG software switch implementation, and it is built on top of the MACSAD Switch target and P4 language that can provide dynamic and flexibility to the service provider to optimize the traffic on the network.

We discuss the architecture and protocols to deploy and concepts around the BNG software switch.

The rest of this document is structured as follows: Section II provides the background and

related work. Section III The problem statement and objectives, Section IV and Introduces the proposed design and some results, Section V Working plan and Execution schedule.

Objectives

To address the identified issues, the main objective of this work is to design, implement and evaluate the BNG software switch in a Multi-Architecture Compiler System for Abstract Dataplanes (MACSAD). To this end, the following specific objectives are proposed:

For each of the issues mentioned in section **??**, we have some specific objectives in order to take action to those problems:

- Designing the architecture and functional implementation of a BNG software switch. Coding the BNG functionalities with the latest version of P4 lang and compiling our BNG p4 program in an emulation environment in order to test our P4 implementation.
- Defining and implementing P4_16 support for MACSAD. The MACSAD core works with C code in order to compile and run the software switch at execution time in a commodity server. According to the above, we need to implement the HLIR16 project and his dependencies such as P4C compiler to create an intermediate representation that brings the data structure used as code base in the MACSAD core to translate the P4 code to C code.
- Integrating the BNG implementation generated with MACSAD to support the Traffic Manager ODP API. It adds QoS support to the BNG software switch. On the other hand, the controller has to interact either with MACSAD to manage table actions management as with the Traffic Manager block hence; this interface will be added as well.
- Performance evaluation with NFPA tool. Configuring a real network environment using the test bed as such as described in section 5 in order to evaluate the packet processing performance with some specific use cases recommended in (CSIKOR *et al.*, 2015):
  - Port Forwarding/L2 forwarding
  - L2 forwarding
  - GRE Encap/Decap

  Evaluating with unidirectional traffic and Small (64B) to large (1518B) packet sizes and with fixed destination and source MAC addresses, IP addresses and ports.

Text Structure

In this Introduction we explained the motivational aspects that justify this work. Also, we give a clear explanation for the objectives of this project.

In Chapter 2 we present a Literature Review. Related toprogramming protocol-independent packet processors (P4) language, OpenDataPlane (ODP) SDK and MACSAD framework architecture are described in the context of our implementation requisites.

In Chapter 3 we take a look at the architecture of the BNG software switch which we explain all the modules an his relationship between. Furthermore, we describe the tables associated to BNG dataplane.

In Chapter 4 we explain the BNG functionalities and features in detail.

In Chapter 5 we show the performance results and compare with related work.

Finally, in Chapter 6 we highlight the results, issues in the implementation process and future work.

2 Literature Review

This section defines three main concepts in our research work: Broadband Network Gateway (BNG) review , another is the P4 language, MACSAD compiler, ODP framework description and finally NFPA packet generator.

Broadband Access Networks

The first generation network based on centralizes BRAS routers was driven for the customer demand for High-speed Internet (HSI) the second generation Ethernet-based Broadband Network Gateway (BNG) routers was driven by subscriber demand for a linear TV service (content broadcast at specific times, e.g., Netflix) delivered in conjunction with voice and HSI services (ALCATEL-LUCENT, 2010).
The Customer Premise Equipment (CPE) represents the triple play communications devices: Telephone (Voice), PC (Internet), Set-top box (TV) however all these devices are connected to a Home Gateway (HG) that brings the interface with the network through any access technology like Digital Subscriber Line (DSL).
One or more HG can be connected to a single DSLAM that sends the traffic to the BNG device and it route in a core IP network and the edge routers to provide connectivity to the Internet (See Figure 1).
The network operator provides connectivity, authentication, applications and service network



Figure 1 – Access Network Provider Model.

policies to his users, therefore, these procedures involve the premise of session establishment using access communication protocols which are managed in the BNG, the most common protocols to establish session are:

- The PPP over Ethernet (PPPoE): Use the point-to-point (PPP) protocol.

- The IP over Ethernet (IPoE): Use IP protocol that runs between CPE and BNG.
- Generic Routing Encapsulation (GRE V2), encapsulation protocol brings virtual Point-to-Point connections through IP network.

In our implementation, the packet sent or received by the HW are encapsulated with GRE headers, creating a point-to-point link with the BNG, but is just one of the options for packets encapsulation.
Since the BNG centralizes all the functions simplify the management functions like:

- Session management and header cap/decapsulation.
- Interface to Authorization, Authentication and accounting services.
- ARP proxy to manage the requests from the network interface on the BNG side.
- Network Address translation to route the packets towards the operator's core Network.
- Interface to assignment queues and line rate to subscribers.

On the other hand, all these tasks make the structure of network rigid and become difficult to support the protocols and architectures in the current ISP. In (ROBERTO *et al.*, 2013) we found some similar approach to virtualize a Broadband Remote Access Server (BRAS) based on Click OS, a tiny Xen virtual machine designed specifically for network processing it can achieve line rate of 10Gbps and it composes of netmap and VALE as the packet I/O framework. Our architecture approach goes with the same trend of network function virtualization using Macsad framework that compiles P4 code to bring more flexibility to the data plane and adding support for Hardware Abstraction Layer (HAL).
In the next session, we will describe our architecture design to be rapidly reconfigured using a "programming protocol-independent packet processors" (P4) and MACSAD to generate the datapath Logic codes.

Programming Protocol-Independent Packet Processors (P4)

Figure 2 – P4 Abstract Forwarding Model. Source: Adapted from (P *et al.*, 2013).

P4 is a high-level language for programming protocol-independent packet processors that define how the pipeline of a network forwarding device should process the packets using the abstract forwarding model (See figure 2). P4 define the header structures and use the parser to extracts the header fields. The pipeline is defined through a series of match-action tables, which execute one or more actions like packet forwarding, drop and so on. This tables can be changed and accessed at "runtime" through a controller software to add, remove and modify table entries and finally, de-parser writes the header fields back before sending the packets to the output port. The three main advantages of P4 are:

1. Reconfigurability in the field: Programmers should be able to change the way how the switch process the packets once that was deployed.
2. Protocol independence: Capability to deploy any protocol in a switch.
3. Target independence: To describe packet-processing functionality independent of the hardware where it has been deployed (P *et al.*, 2013).

Multi-Architecture Compiler System for Abstract Dataplanes (MACSAD)

This tool brings an environment to compile and deploy switch for L2/L3 applications automatically generating the datapath code for heterogeneous targets over 10Gbps network interfaces setup (PATRA *et al.*, 2017).
The MACSAD architecture is designed around the following three modules: (See the figure 2a)



(a) Architecture & Use Case Workflow (b) 3-Tier Compilation Process

Figure 3 – Macsad architecture. Source:(PATRA *et al.*, 2017)

- Auxiliary Frontend: The P4 code is the MACSAD input that will be converted to an IR representation using the p4-hlir framework that supports different Domain Specific Language (DSL) to generate a High-Level Intermediate Representation (HLIR) to be used in the Macsad core compiler.

- Auxiliary Backend: this module provides a common SDK for the Compiler incorporating the ODP APIs auto-generating support for different platforms with ODP supporting various control protocols like Switch Abstraction Interface (SAI), OpenFlow (OF), and other useful events for buffer like queueing, scheduling, etc.

- Core Compiler: Composed of a Transpiler and a Compiler submodule (see the figure 3b), transforms the IR generated by the frontend into the target imaged in association with the auxiliary backend.

The transpiler takes the HLIR input and auto-generates the Datapath Logic codes. Some critical decision is taken in this sub-module like to optimize the 'Dead Code Elimination' by identifying reachability in a graph, decides the type of look-up mechanism to be used, and size and type of tables to be created by. The Macsad compiler creates a set of libraries in 'C' codes for the desired target (x86, x86+DPDK, ARM-SoC).

The BNG P4 code will be added to the system as an input to create the BNG router. Also, Macsad tool brings the generation of high-level ODP APIs to deliver platform abstraction with high performance and hardware-acceleration options.

Open Data Plane (ODP)

Open Data Plane project provides an application programming environment for data plane applications with high performance and portable across a lot of HW platform. The aim of ODP is separate application design from the functional implementation of that design, this because historically it requires that data plane application must be redesigned on changes in network speed and capacity because the applications need to be very integrated with specialized hardware to achieve acceptable performance levels. ODP relies on the Linux kernel itself; it defines some ODP API set to rapid porting ODP application to any platform (See Figure 4), it can define functions and limits like a number of queues or used cores processor.

ODP applications can run in parallel with full Linux user processes that implement control and management functions since that these typically do not have critical performance and latency requirements. In that sent, this tool calls the Software Development Kit (SDK) and optimize the features and functionalities for the particular hardware platform (SoC or Server). The ODP APIs is written in the C programing language and are optimized to control related SoC resources such as:



Figure 4 – ODP system architecture. Source:....

- CPUs (or hardware threads)
- Main memory
- Huge page mappings (how many, what sizes)
- Physical and virtual ports/interfaces
- Packet classification rules
- Scheduler (core groups, algorithms, ordering)
- Hardware queues
- Output traffic management
- hardware Quality of Service (QoS) support.

3 Related works

The work in (ROBERTO *et al.*, 2013) presents an implementation of a BRAS/BNG using an alternative framework called Click. It comes with hundred of simple elements. Moreover, it uses tiny virtual machines that can boot quickly and have a small memory footprint, it lends itself to a good platform for NFV, and the results reported focus on the overall performance of a number of session establishment rate and memory consumption when establishing sessions instead of the impact of design decisions on performance.

The work in (**??**) describes a BNG implementation but focuses on a vendor-neutral architecture suitable for standardization. They present the requirements and a basic design of a flexible and elastic network service infrastructure with NFV and SDN/OpenFlow. Our work differs in that adds other features such as multi-architecture target using MACSAD tool and P4 language in order to add more flexibility and application performance.

The work in (**??**) exposes the performance implications related bandwidth constraints, Virtual Network Function (VNF) placement during service deployment. They illustrate this with a "proof of concept" implementation of a Broadband Remote Access Service (BRAS)/Border Network Gateway (BNG) using Data Plane Development Kit (DPDK) (**??**). The performance focuses on the QoS function, the most resource demanding function of their prototype, and the impact of core layout and memory usage on performance.

In order to turn more flexible (**??**) describes the implementation of a router using DPDK. He reported forwarding rates between 5.26 Gbps and 9.6 Gbps for packet sizes of 64B and 512B, respectively, with one OpenFlow 1.3 implementation as the primary model of SDN data plane. Our routing functions are substantially similar to theirs, and both implementations use DPDK framework to add functionalities to the network device.

The work in (**??**) describes the design of software router, with some network functionalities such as Layer 3 forwarding, a firewall that resides in distinct VMs on the NetVM platform obtaining throughputs up to 10 Gbps. Rather of running into hardware limitations such as NIC, their implementation is limited by the available processing capacity.

The work in (**??**) shows a BRAS / BNG demo scenario to migrate PPPoE / PPP-based Internet access to a plain IPoE network functionalities and develop BNG and BRAS prototypes into an orchestration framework triggered by an SDN and NFV control. Unlike our proposed work their implementation doesn't have results of the implementation as such as worst and best cases of throughput neither functionalities validation, application performance and memory usage.

In (**??**) they evaluated the impact of certain parameters and settings in a software switch called Lagopus on which were implemented L2 and L3 network layer functionalities using Intel's Data Plane Development Kit (DPDK) and OpenFlow.
This work focused on application performance using a software called "pktgen" achieving maximum throughput of 9.8 Gbps when the packet size was 1500B and 100K OpenFlow entry tables in other hand they studied packet drop rates and presented the impact of parallelization on switch performance, which includes both packet forwarding rate and packet drop rate, at high loads in a configuration with high link rates it demonstrates the importance of receive-thread packet classification for load balancing and to send delay-sensitive flows to a different worker thread from high-throughput flows.

Main related projects around BNG software switch implementations and data plane support mentioned above are summarized in Table 1:

Related works	Implementation	Target	DSL support	Platform	Remarks
Rethinking Access Networks with High-Performance Virtual Software BRASes	Click: BRAS	General-Purpose Processor/ Server	No	Open flow, KVM platform	Mostly used for research.
Requirements and Design of Flexible NFV Network Infrastructure Leveraging SDN/OpenFlow	BRAS	Limited by DPDK**	Limited	OpenFlow	Optimized for Intel.
The Limits of Architectural Abstraction in Network Function Virtualization	BRAS	Limited by DPDK**	Limited	DPDK kit	Intel Data Plane Performance Demonstrators: C language.
Removing Roadblocks from SDN: OpenFlow Software Switch Performance on Intel DPDK	Software switch	Limited by DPDK**	Limited	OpenFlow	Intel Data Plane Performance Demonstrators: C language.
NetVM: High Performance and Flexible Networking using Virtualization on Commodity Platforms	software router	General-Purpose Processor/ Server	No	KVM platform, DPDK kit	Intel Data Plane Performance Demonstrators: C language.
SDN and NFV in telecommunication network migration	BNG	Limited by DPDK**	Yes	DPDK kit	Intel Data Plane Performance Demonstrators: C language.
A high-performance OpenFlow software switch	Lagopus Software switch	Limited by DPDK**	No	Open flow, DPDK kit	Intel Data Plane Performance Demonstrators: C language.
Our BNG software switch	BNG	Multi-Target	Yes	MACSAD, ODP DPDK kit	Currently X86 & ARMv8 support available

Table 1 – Feature comparison list of different Switch software implementations.

4 Implementation

This chapter covers the BNG software switch gives details about the implementation of the most important BNG software switchS features.

*Implementation of an Macsad switch depends on the platform for which it is designed. Unlike hardware, software implementations offer greater flexibility in the implementation of its features.

In this section we discuss how we implemented the the required BNG software switch features adding several changes to the base switch - using C, the Macsad switch base programming language, in order to support all features and keep it as simple as possible. The next subsections describe its architecture and functionalities in the context of the BNG software switch.

Architecture

The Architecture overview is shown in Figure 5. We have main tree processes: (i) Creation of BNG data plane, (ii) Macsad P4_16 support and (iii) Integration with OPD APIs. Finally, this network virtualized device can be used in a commodity server such as executable program.



Figure 5 – BNG software architecture.

1. Create a P4 program in order to set the data plane functionalities of the BNG device (BNG data plane).

2. Adds support the the current MACSAD implementation in order to compile the last version of P4 (P4_16).

3. Integration of the BNG compiled and generated version by MACSAD with the ODP APIs, to add others features like Traffic management, Scheduling, and Rate limiter.

Details of processes are explained in the next sections. It is important to highlight that the first process was completed, the second and third are currently in progress and the latter process is included as a scheduled task in Working Plan and Execution Schedule chapter.

BNG data plane



Figure 6 – BNG data plane.

To support the workload multiples lookup tables are supported either Upload link (UL) and Download Link (DL): a table to store MAC address, a table of CPE based on their IP address routing table, encap/decap GRE, both tables to block any port or IP using a Firewall for UL and DL, both table to Network Address translation (NAT) for UL and DL, the table to limiter the user rate either UL and DL. They are briefly described below.

L2 mac table

When the L2 packet is coming to the BNG switch, it uses MAC learning. Hence, when an ARP packet is received from the CPE, an entry is created (or updated) in a MAC address table swap the source and destination MAC address in the Ethernet header.
Ethernet is the protocol used in the Transport layer. Therefore, the packet header fields are read and rewrite with the new fields in this table in order to forward the packet out by the appropriate port.

Nat table

Basic full-connect NAT for TCP traffic (over IPv4) do both main functions: Translates IPv4 addresses and TCP port numbers of request packets originating from a client on a private network (iAddr: iPort) is mapped to an external address (eAddr: ePort), any packets from iAddr: iPort is sent through eAddr: ePort, the packets that his header fields matching

in NAT table are processed in order to rewrite the new header and the packet is forwarded appropriately otherwise when a TCP packet is received on the external interface, for which there is no mapping, the packet is dropped.

GRE tables

The BNG will be able the forward based on the contents of a custom encapsulation header as well as perform normal IP forwarding if the encapsulation header does not exist in the packet. Our BNG is enabled to create point-to-point tunnel mechanism in the intern network to encapsulate the packets with standard GRE packet header structure, as defined by RFC 2784 and RFC 2890 and save the user ID in order to establish the user session.
The BNG de-encapsulate the packets originated from CPE to an external address as well as the reverse process when the packet incoming from an external network. The GRE table encap has the outer IP address header field in order add it as new IPv4 header and the GRE header fields in order to enable the new packet.

IPV4 table

The routing table stores the next hop based on the IP address. It's based on the LPM (longest prefix match) implementation. Another table stores information related to the next hop (IP address, port index, etc.). With IPv4 forwarding, the switch must perform the following actions for every packet: (i) update the source and destination MAC addresses, (ii) decrement the time-to-live (TTL) in the IP header, and (iii) forward the packet out the appropriate port. Our BNG device will populate with static rules using a basic controller. Each rule will map an IP address to the MAC address and output port for the next hop.

Parser/Deparser

Our parser will detect the different headers used in the BNG device. It extracts headers from the packet at the current offset into per-packet header instances and marks those instances valid, updating the Parsed Representation of the packet. The parser then indicates as valid byte the correct header and makes a state transition to the next header. The de-parser reverses the process of parsing that emits headers in the proper order. Only headers which are valid are serialized, in our case, the output packet is serialized with the same protocols of the input parser block.

Rate limiter

Some research works [i.e (RODRIGUES *et al.*, 2011),(POPA *et al.*, 2013),(BALLANI *et al.*, 2011)] based on end host-based rate enforcement for fair and guaranteed bandwidth allocation in a multi-tenant datacenter. A datacenter requires a large number of rate limiters, far of the capacity of commodity NICs (e.g., Intel's 82599 10G NIC supports up to 128 rate limiters). Software rate limiters in host network stacks can scale, but this approach implies high CPU overheads hinder support for high-speed links (RADHAKRISHNAN *et al.*, 2014) We implemented a basic Rate limiter in P4 code without slow down performance for every packet to inspect such as defined in RFC 2698 (A Two Rate Three Color Marker - IETF) standard; these describe traffic policing elements like a meter and a dropper. The meter measures the traffic and determines whether or not it exceeds the rate limit, in case that it exceeds the limit the packets could be dropped.

Firewall

TDB..

Rate limiter

TDB..

Macsad P4_16 support

Macsad is in charge of converting our BNG P4 program into C code, specifically, it brings support to the version P4_14 (v1.0/v1.1). However, since may of 2017 has been launched the new version P4_16 (v1.0) that compared with the early version doing larges changes regarding syntax and semantics of the language. The new P4_16 specification[1] shows in figure 7 how this has been transformed from a complex language (more than 70 keywords) into a more compact language (less than 40 keywords) accompanied by a library of fundamental constructs that are needed for writing most of the P4 programs.

As we can see the section in the Frontend layer, MACSAD is using p4-hlir project which translates P4 programs into High-Level Intermediate Representation (HLIR) that creates a suitable P4 program representation (See figure 3b), that can be consumed by multiple back-ends, in our case, MACSAD will be used this tool in "Transpiler module", where is access

[1] https://p4lang.github.io/p4-spec/docs/P4-16-v1.0.0-spec.pdf



Figure 7 – Evolution of the language between versions P4_14 (v 1.0 and 1.1) and P4_16.

the different P4 top-level objects using these Python ordered dictionary such as p4_parser, p4_tables, p4_actions, p4_headers and so on.
Therefore, our approach for MACSAD update to the new version is using HLIR16 project that create a convenient Python representation from a JSON file compiled in P4C compiler from a .p4 source file.

Integration with OPD API's

In order to apply some quality-of-services options for the ISP users, exist some mechanism for achieving these kinds of traffic-management goals in a shared network is through queuing and scheduling. This below features working together, deciding what packets get sent and when; thus scheduling is in charge of sending someone else's packets right now or delaying packets that are arriving too fast. In the following subsection, we will take a look at so-called Weighted fair queuing (WFQ) that provides a straightforward strategy for dividing bandwidth among multiple senders according to preset percentages.

Weighted fair queuing (WFQ)

This is a data packet scheduling algorithm based on both Fair Queueing (FQ) and the generalized processor sharing policy (GPS), where instead of giving each class an equal share, we assign each class a different percentage. For example, If all four input classes A,B,C,D are active, then each gets 25% of the total bandwidth (see figure **??**), just as for a flat four-input-class fair queuing structure. However, when only A, B and C are active, and D is idle. A, B and C each get 33%, hence it lets to allocate bandwidth according to administratively determined percentages.
ODP provides a suite of APIs that control traffic shaping and Quality of Service (QoS).

Tx processing using Traffic manager and RX processing involves the use of Scheduler, both processes are described around in the next subsections.

Scheduled TX Processing

Scheduled TX processing is performed via the ODP Traffic Manager and is requested when a PktIO is opened with an out_mode of ODP_PKTOUT_MODE_TM. The ODP Traffic Manager accepts packets from input queues and applies strict priority scheduling such as weighted fair queueing scheduling and bandwidth controls to decide which input packet should be chosen as the next output packet and when this output packet can be sent onwards. Weighted Fair Queuing (WFQ) is used for priority assign from multiple input packets with the same priority. Each input can be assigned a weight in the range MIN_WFQ_WEIGHT to MAX_WFQ_WEIGHT (nominally 1..255) that affects the way the algorithm chooses the next packet. If all of the weights are equal AND all of the input packets are the same length then the algorithm is equivalent to a round-robin scheduling.

A TM system is composed of Tm_nodes are "entity"/object. It lets interconnect, and interplay of a multi-level "tree" of tm_nodes can allow the user to specify some very sophisticated behaviors. Each tm_node can contain a set of WFQ scheduler (see figure **??**). Each node contains a set of "fan-in" connections to preceding tm_queues or tm_nodes.

Set Valid/Invalid functions

The software switch architecture add SetValid/SetInvalid functions, in order to add/remove a header from the packet...

This header struct contains two members, which are the message type information...

To call this function we have added a python routine, in order to compile the P4 code correctly.

```
1 add_header(packet_descriptor_t* p, header_reference_t h)
2
3 remove_header(packet_descriptor_t* p, header_reference_t h)
```

Listing 4.1 – Add header/ Remove header base functions

Drop functions

BNG UL/DL Controller

5 Evaluation

We propose two methods to evaluate our prototype: The first one focused in asses the functionality of the pipeline and controller, therefore, this evaluation will be present along BNG development with virtual interfaces, the second one is using our BNG software switch with MACSAD tool in a Linux server to run, compile and assess the performance in a real environment with 10G NIC. Details below:

Functional Evaluation

We assess the functionality of the control plane of the BNG software switch using a packet generator (Scapy) to generate and transmit packets through it and a network protocol analyzer (Wireshark) in a development environment to verify the sent and received packets along the virtual interfaces. The BNG functions to be evaluated are:

- Lookup tables
- L3 forwarding
- Mac learning
- Encap/Decap GRE header
- Network address translation
- Firewall
- Rate Limiter
- Controller functions like send entry tables

Performance Evaluation

- It is important to judge the performance of BNG device, considering that we could have millions of packets trough it. In order to validate the BNG software switch in a real network environment, we will compile on the Macsad tool in a commodity server, where the BNG software switch interfaces are connected to the Network Function Performance

analyzer (NFPA (CSIKOR *et al.*, 2015)) node via two 10G links to generates test traffic (See figure 8).



Figure 8 – BNG performance evaluation scenario.

This proof-of-concept implementation, will be run over Macsad server than will receive and forward the packets from Port 0 to Port 1, the NFPA node linked with MACSAD will send the packets and analyze the throughput in packets per second (pps) and bits per second (bps).

For the BNG best-case test, the NFPA node will transmit packets with a fixed source and destination MAC addresses, and IP addresses, TCP port, and tunnel IP addresses, the configurations of the tables are presented, in figure 9 For complex use case, the NFPA provides a wide selection of traffic traces with different packet headers and sizes, for example with 1 to 1 million of packets with different flows and each one having different destination and source MAC addresses, different source and destination IP addresses, different TCP ports, different GRE IP addresses plus different source and destination port.

ipv4_lpm table		
inner ip	Port	mac
10.0.0.10	0	a0:36:9f:3e:94:ea
192.168.0.1	1	a0:36:9f:3e:94:e8

GRE tunnel	
Outter ip src	Outter ip dst
4.0.0.10	4.0.0.1

NAT table			
Inner src ip	Inner dst ip	Tcp src port	Tcp dst port
192.168.0.10	10.0.0.10	20	81
10.0.0.10	192.168.0.10	81	20

Figure 9 – Best-case Tables information.

Performance Benchmarks

*One of the software switch requirements listed on chapter 1 is to reach Line rate. For this reason we evaluated the switch performance in terms of network metrics. In this section we show how the switch performs for different packet sizes in comparison with other related BNG/BRAS implementation. The machine configuration used to perform measurement tests are listed in the box below.

- **Processor**: Intel Xeon E5-2620v2 processors (6 cores, HT-disabled)
- **Memory**: 64GB
- **Operating**: System Ubuntu 16.04 (Kernel 4.4) LTS
- **NIC**: dual-port Intel X540-AT2 (10G)

Maximum Throughput

*This test evaluates the maximum forwarding rate the software switch can reach in comparison to other userspace implementations.

*The setup for maximum throughput evaluation is the following:

- A running instance of the BNG software switch with two Network interfaces cards - Port 1 and Port 2 - attached.
- One set of tables entries installed in the Flow Table to match a packet sent to Port 1 with destiny ethernet 00:00:00:00:01. The action is an output packet to Port 2.
- A packet traffic generator. We used a Open source program named NFPA.

6 Conclusion

... *In the next two sections, we present some obtained results and notorious use cases. Finally, we conclude this chapter discussing future areas for research and improvement in the software switch.

Results

*In this section we list positive results achieved on the dissemination of our work:

- **Publications.**

Use Cases

- **Base for new Gateway features implementation.**
- **Academic.** The software switch has found good adoption by the academic community.
- **Industry.** Industrial development is harder to track because it is usually closed. However, one successful case is in the development of an application for ISP or Telco enterprise like Ericsson.

Future Work

Bibliography

ALCATEL-LUCENT. Evolution of the Broadband Network Gateway. 2010. Cited on page 5.

BALLANI, H.; COSTA, P.; KARAGIANNIS, T.; ROWSTRON, A. Towards predictable datacenter networks. *SIGCOMM Comput. Commun. Rev.*, ACM, New York, NY, USA, v. 41, n. 4, p. 242–253, ago. 2011. ISSN 0146-4833. Disponível em: <http://doi.acm.org/10.1145/2043164.2018465>. Cited on page 16.

CSIKOR, L.; SZALAY, M.; SONKOLY, B.; TOKA, L. Nfpa: Network function performance analyzer. 2015. Cited 2 times on page(s) 2 and 22.

HAN, B.; GOPALAKRISHNAN, V.; JI, L.; LEE, S. Network function virtualization: Challenges and opportunities for innovations. *IEEE Communications Magazine*, v. 53, n. 2, p. 90–97, Feb 2015. ISSN 0163-6804. Cited on page 1.

P, B.; D, D.; M, I.; MCKEOWN, N.; REXFORD, J.; SCHLESINGER, C.; TALAYCO, D.; VAHDAT, A.; VARGHESE, G.; W, D. Programming Protocol-Independent Packet Processors. 2013. ISSN 01464833. Disponível em: <http://arxiv.org/abs/1312.1719>. Cited 3 times on page(s) xvii, 6, and 7.

PATRA, P.; ROTHENBERG, C.; PONGRACZ, G. MACSAD: High performance dataplane applications on the move. *IEEE International Conference on High Performance Switching and Routing, HPSR*, v. 2017-June, 2017. ISSN 23255609. Cited 2 times on page(s) xvii and 7.

POPA, L.; YALAGANDULA, P.; BANERJEE, S.; MOGUL, J.; TURNER, Y.; SANTOS, J. Elasticswitch: Practical work-conserving bandwidth guarantees for cloud computing. v. 43, p. 351–362, 08 2013. Cited on page 16.

RADHAKRISHNAN, S.; GENG, Y.; JEYAKUMAR, V.; KABBANI, A.; PORTER, G.; VAHDAT, A. Senic: Scalable nic for end-host rate limiting. USENIX Association, Berkeley, CA, USA, p. 475–488, 2014. Disponível em: <http://dl.acm.org/citation.cfm?id=2616448.2616492>. Cited on page 16.

ROBERTO, B.; THOMAS, D.; H, F.; A, M.; M, J.; N, S.; K, H.-J. Rethinking Access Networks with High Performance Virtual Software BRASes. *EWSDN*, 2013. Cited 2 times on page(s) 6 and 11.

RODRIGUES, H.; SANTOS, J. R.; TURNER, Y.; SOARES, P.; GUEDES, D. Gatekeeper: Supporting bandwidth guarantees for multi-tenant datacenter networks. USENIX Association, Berkeley, CA, USA, p. 6–6, 2011. Disponível em: <http://dl.acm.org/citation.cfm?id=2001555.2001561>. Cited on page 16.

The Organization for Economic Co-operation and Development (OECD). Improving Networks and Services Through Convergence discussion paper. *2016 Ministerial Meetign*, 2016. Cited on page 1.

Annex

ANNEX A – P4 code of BNG

ANNEX B – Publications

Three papers were published during this work and are listed below.

- Juan Sebastian Mejia Vallejo , Christian Esteve Rothenberg. "Broadband Network Gateway implementation using a programmable data plane processor". In X DCA/FEEC/University of Campinas (UNICAMP) Workshop (EADCA), Campinas, Brazil, October 26-27, 2017
- Juan Sebastian Mejia, Christian Esteve Rothenberg. "Network Address Translation using a Programmable Dataplane Processor". In 7º Workshop em Desempenho de Sistemas Computacionais e de Comunicação (Wperformance) XXVIII Congresso da Sociedade Brasileira de Computação - CSBC 2018, Natal, 22 to 26 of Jule, 2018.