# Lecture 18 – 晶体管放大

器-part1


Chapter 7 from Microelectronic Circuits Text by Sedra and Smith Oxford Publishing

- 8.2.2 π型和T型等效电路(中频)
- 8.3 场效应晶体管放大电路的构成及其分析
- 8.3.1 直流偏置电路及其分析
- 8.3.2 三种接法放大电路的分析计算
- 9.2.2 π型和T型等效电路(中频)
- 9.3 三极管放大电路的构成及其分析
- 9.3.1 直流偏置电路及其分析
- 9.3.2 三种接法放大电路的分析计算


# OXFORD

# 7.1 晶体管放大器设计基础

■ 基于"压控电流源",可构建放大器电路




①理想压控电流源 *I*<sub>1</sub> = *KV*<sub>1</sub>输入阻抗∞



②接上R<sub>L</sub>作为负载,则R<sub>L</sub>两端的电压为:

 $V_{out} = -KR_L V_{in}$  若  $KR_L > 1$ ,则实现信号放大




(a)

Figure 4.1 (a) Voltage-dependent current source, (b) simple amplifier.

(b) 电压增益:  $A_V = \frac{V_{out}}{V_{in}} = -KR_L$ 

线性压控电流源 K→ 线性电压放大器



若压控电流源具有输入电阻 rin


$$V_1 = V_{in}$$
 增益没有影响

Q: 如果信号源Vin具有内阻 rs 呢

A: V<sub>1</sub>是V<sub>in</sub>的分压, V<sub>out</sub>/V<sub>in</sub>降低

#### 晶体管放大器设计基础

■ MOSFET 和 BJT 都可以实现"压控电流源",因此,都可以用来构建放大器





# 构建电压放大器

#### The Voltage-Transfer Characteristic (VTC)





Figure 7.2 (a) An NMOS amplifier and (b) its VTC; and (c) an npn amplifier and (d) its VTC.

AB区域为放大器工作区域,输入信号的微小变化将放大,放大倍数为AB曲线上某一点的斜率,该点 称为**直流工作点/偏置点/静态点**(Q, quiescent)。若要实现线性放大,需在Q点附近做线性化近似。




# 构建电压放大器

#### The Voltage-Transfer Characteristic (VTC)



AB区域为放大器工作区域,输入信号的微小变化将放大,放大倍数为AB曲线上某一点的斜率,该点称为**直流工作点/偏置点/静态点**(Q, quiescent)。若要实现线性放大,需在Q点附近做线性化近似。

# 偏置 (Bias)







Figure 7.3 Biasing the MOSFET amplifier at a point Q located on the segment AB of the VTC.



# 多少小算足够小?

小信号量

$$i_{D} = \frac{1}{2} \mu_{n} C_{ox} \frac{W}{L} (V_{GS} - V_{TH} + v_{gs})^{2}$$
$$= \frac{1}{2} \mu_{n} C_{ox} \frac{W}{L} [V_{OV}^{2} + v_{gs}^{2} + 2V_{OV} v_{gs}]$$

小信号近似前提:  $v_{gs} \ll 2V_{ov}$ 


$$i_D = I_D + \mu_n C_{ox} \frac{W}{L} V_{OV} v_{gs}$$
 定义为跨导 $g_m$  小信号量 $i_d$ ,  $v_{gs}$  的线性放大

小信号量
$$i_C = I_S e^{v_{BE}/V_T}$$
  $v_{BE} = V_{BE} + v_{be}$  瞬时总量 直流量

$$i_{C} = I_{S}e^{(V_{BE} + v_{be})}/V_{T} = I_{S}e^{V_{BE}}/V_{T} \cdot e^{v_{be}}/V_{T}$$


$$= I_{S}e^{V_{BE}}/V_{T}\left[1 + \frac{v_{be}}{V_{T}} + \frac{(v_{be}/V_{T})^{2}}{2!} + \cdots\right]$$

小信号近似前提:  $v_{be} \ll V_T$ 



# 跨导gm

g<sub>m</sub>表示小信号v<sub>gs</sub>(v<sub>be</sub>)到小信号i<sub>d</sub>(i<sub>c</sub>)的放大能力,所以是**小信号参数** 



$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} V_{OV}^2$$

$$g_m = \mu_n C_{ox} \frac{W}{L} V_{OV}$$


$$g_m = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D}$$

$$g_m = \frac{I_D}{V_{OV}/2}$$

**Gate Bias** 

**Drain Current Bias** 

Drain Current and Gate Bias



$$I_C = I_S e^{V_{BE}/V_T}$$

$$g_m = \frac{I_C}{V_T}$$


- 1. 小信号参数是根据**直流量** (V<sub>ov</sub>、 I<sub>D</sub>、I<sub>C</sub>) 计算的
- 2. MOSFET 的V<sub>OV</sub>/2 相当于BJT的V<sub>T</sub>
- 3. <mark>一般而言V<sub>T</sub>比V<sub>OV</sub>/2要小</mark>,所以一般情况下BJT的跨导(增益)比MOSFET要大

Time

 $v_{ds}$ 

增益为负表示相位相反

# 小信号电压增益Av



$$v_{CE} = V_{CC} - i_{C}R_{C}$$

$$= V_{CC} - (I_{C} + i_{c})R_{C} = V_{CC} - I_{C}R_{C} - i_{c}R_{C}$$

$$= V_{CE} - g_{m}v_{be}R_{C}$$


$$- v_{ce}$$

$$A_{v} = \frac{v_{ce}}{v_{be}} = -g_{m}R_{C}$$

注意: 增益为负表示相位相反

Consider the amplifier circuit shown in Fig. 7.4(a). The transistor is specified to have  $V_t = 0.4 \text{ V}$ ,  $k'_n = 0.4 \text{ mA/V}^2$ , W/L = 10, and  $\lambda = 0$ . Also, let  $V_{DD} = 1.8 \text{ V}$ ,  $R_D = 17.5 \text{ k}\Omega$ , and  $V_{GS} = 0.6 \text{ V}$ .

- (a) For  $v_{gs} = 0$  (and hence  $v_{ds} = 0$ ), find  $V_{OV}$ ,  $I_D$ ,  $V_{DS}$ , and  $A_v$ .
- (b) What is the maximum symmetrical signal swing allowed at the drain? Hence, find the maximum allowable amplitude of a sinusoidal  $v_{es}$ .



$$V_{ov} = 0.6 - 0.4 = 0.2 \text{ V}$$

$$I_{D} = \frac{1}{2}k'_{n}\left(\frac{W}{L}\right)V_{OV}^{2}$$

$$= \frac{1}{2} \times 0.4 \times 10 \times 0.2^{2} = 0.08 \text{ mA}$$

$$V_{DS} = V_{DD} - R_{D}I_{D}$$

$$= 1.8 - 17.5 \times 0.08 = 0.4 \text{ V}$$

0.4 > 0.6 - V<sub>t</sub>, 工作在饱和区


$$A_v = -k_n V_{OV} R_D$$

$$= -0.4 \times 10 \times 0.2 \times 17.5$$

$$= -14 \text{ V/V}$$

Consider the amplifier circuit shown in Fig. 7.4(a). The transistor is specified to have  $V_t = 0.4 \text{ V}$ ,  $k'_n = 0.4 \text{ mA/V}^2$ , W/L = 10, and  $\lambda = 0$ . Also, let  $V_{DD} = 1.8 \text{ V}$ ,  $R_D = 17.5 \text{ k}\Omega$ , and  $V_{GS} = 0.6 \text{ V}$ .

- (a) For  $v_{gs} = 0$  (and hence  $v_{ds} = 0$ ), find  $V_{OV}$ ,  $I_D$ ,  $V_{DS}$ , and  $A_v$ .
- (b) What is the maximum symmetrical signal swing allowed at the drain? Hence, find the maximum allowable amplitude of a sinusoidal  $v_{gs}$ .




 $V_{DS}$  = 0.4V,工作在饱和区的下限是0.2V,所以叠加在 $V_{DS}$ 上的 $V_{dS}$ 向下最多能摆动0.2V;上限是 $V_{DD}$ ,所以向上最多能摆动1.8 - 0.4= 1.4V。所以允许的最大的对称摆幅是 ±0.2V

对应的 
$$\hat{v}_{gs} = \frac{\hat{v}_{ds}}{|A_v|} = \frac{0.2 \text{ V}}{14} = 14.2 \text{ mV}$$

 $v_{gs} \ll 2V_{OV}$  满足小信号近似条件

Consider the amplifier circuit shown in Fig. 7.4(a). The transistor is specified to have  $V_t = 0.4 \text{ V}$ ,  $k'_n = 0.4 \text{ mA/V}^2$ , W/L = 10, and  $\lambda = 0$ . Also, let  $V_{DD} = 1.8 \text{ V}$ ,  $R_D = 17.5 \text{ k}\Omega$ , and  $V_{GS} = 0.6 \text{ V}$ .

- (a) For  $v_{gs} = 0$  (and hence  $v_{ds} = 0$ ), find  $V_{OV}$ ,  $I_D$ ,  $V_{DS}$ , and  $A_v$ .
- (b) What is the maximum symmetrical signal swing allowed at the drain? Hence, find the maximum allowable amplitude of a sinusoidal  $v_{gs}$ .



更严谨的分析: v<sub>D</sub>最小时 , v<sub>G</sub>最大, v<sub>D</sub>最低不得低 于v<sub>G</sub> - V<sub>TH</sub>


$$v_{DS\min} \ge v_{GS\max} - V_t$$

$$0.4 - |A_v|\hat{v}_{gs} \ge 0.6 + \hat{v}_{gs} - 0.4$$


$$\hat{v}_{gs} \le \frac{0.2}{|A_-| + 1} = 13.3 \text{ mV}$$

临界对应的v<sub>ds</sub>为 186 mV 与 0.2V <u>差别不大</u>

- Consider an amplifier circuit using a BJT having  $I_S = 10^{-15}$  A, a collector resistance  $R_C = 6.8$  k $\Omega$ , and a power supply  $V_{CC} = 10$  V.
- (a) Determine the value of the bias voltage  $V_{BE}$  required to operate the transistor at  $V_{CE} = 3.2$  V. What is the corresponding value of  $I_C$ ?




- Consider an amplifier circuit using a BJT having  $I_S = 10^{-15}$  A, a collector resistance  $R_C = 6.8 \text{ k}\Omega$ , and a power supply  $V_{CC} = 10 \text{ V}$ .
- (b) Find the voltage gain  $A_v$  at this bias point. If an input sine-wave signal of 5-mV peak amplitude is superimposed on  $V_{BE}$ , find the amplitude of the output sine-wave signal (assume linear operation).



5mV符合  $v_{be} \ll V_T$  的小信号前提

- Consider an amplifier circuit using a BJT having  $I_S = 10^{-15}$  A, a collector resistance  $R_C = 6.8 \text{ k}\Omega$ , and a power supply  $V_{CC} = 10 \text{ V}$ .
- (c) Find the positive increment in  $v_{BE}$  (above  $V_{BE}$ ) that drives the transistor to the edge of saturation, where  $v_{CE} = 0.3 \text{ V}$ .




(c) For  $v_{CE} = 0.3 \text{ V}$ ,

$$i_C = \frac{10 - 0.3}{6.8} = 1.617 \,\text{mA}$$

To increase  $i_C$  from 1 mA to 1.617 mA,  $v_{BE}$  must be increased by

$$\Delta v_{BE} = V_T \ln \left( \frac{1.617}{1} \right)$$
$$= 12 \text{ mV}$$

- Consider an amplifier circuit using a BJT having  $I_S = 10^{-15}$  A, a collector resistance  $R_C = 6.8 \text{ k}\Omega$ , and a power supply  $V_{CC} = 10 \text{ V}$ .
- (d) Find the negative increment in  $v_{BE}$  that drives the transistor to within 1% of cutoff (i.e., to  $v_{CE} = 0.99V_{CC}$ ).



(d) For  $v_{CE} = 0.99V_{CC} = 9.9 \text{ V}$ ,

$$i_C = \frac{10 - 9.9}{6.8} = 0.0147 \,\text{mA}$$

To decrease  $i_C$  from 1 mA to 0.0147 mA,  $v_{BE}$  must change by

$$\Delta v_{BE} = V_T \ln \left( \frac{0.0147}{1} \right)$$
$$= -105.5 \text{ mV}$$

# 图示法




**黑色曲线**(直线)为外围电路的约束,称为"load line"

$$i_D = \frac{V_{DD}}{R_D} - \frac{1}{R_D} v_{DS}$$

#### **两曲线相交点**即为工作点**Q**

Load line与横坐标截距为V<sub>DD</sub>
 , 斜率为-1/R<sub>D</sub>, 所以Q点由
 V<sub>GS</sub>和R<sub>D</sub>所决定







Figure 7.7 Graphical construction to determine the voltage-transfer characteristic of the amplifier in Fig. 7.4(a).

# 工作点对小信号增益和输出摆幅的影响

①考虑小信号增益,V<sub>GS</sub>大比较好(固定 R<sub>D</sub>),即靠近B点较好,但靠近B点,输出



Time

#### ②考虑输出信号摆幅 (固定Vgs)

- ・ Q₁点(Rϼ小)离Vϼ成近,输出信号 向上摆幅的空间(headroom)不够
- Q<sub>2</sub>点(R<sub>D</sub>大)离非饱和区太近,输出 信号向下摆幅的空间(legroom)不
   够




Figure 7.9 Two load lines and corresponding bias points. Bias point  $Q_1$  does not leave sufficient room for positive signal swing at the drain (too close to  $V_{DD}$ ). Bias point  $Q_2$  is too close to the boundary of the triode region and might not allow for sufficient negative signal swing.

### 7.2 小信号工作与模型

- MOSFET 和 BJT 本质上都是压控电流源
  - 输入信号v<sub>GS</sub> (v<sub>BE</sub>) 的瞬时总量可以拆分成直流量+小信号量


$$v_{GS} = V_{GS} + v_{gs} \qquad v_{BE} = V_{BE} + v_{be}$$

■ 当小信号量足够小时,输出信号i<sub>D</sub>(i<sub>C</sub>)的瞬时总量也可以视为直流量+小 信号量

 $i_D \simeq I_D + i_d$   $i_C \approx I_C + i_C$ 

- 输入电压小信号到输出电流小信号的增益定义为跨导g<sub>m</sub>,其值由直流工作点决定
- 利用叠加性, 电路的分析可以分三步进行
  - 只考虑直流量(电路的直流分析,不考虑"沟道调制/厄雷"效应) 🗹
  - 只考虑小信号量(电路的小信号分析),需要分析晶体管的小信号模型
  - 最后把直流量和小信号量相加,得到瞬时总量

# 小信号工作与模型



# 小信号分析时的电源、电阻

- 思考1: 小信号分析时恒 压源、恒流源怎么处理 ?
  - Microelectronic Circuits
- 思考2: 小信号分析时电 阻怎么处理?
- 提醒:小信号模型处理 的是"微扰",即"微 小变化"的问题

- 恒压源 → 电压不变 →电 压的小信号为0 → 短路;
- 恒流源 → 电流不变 → 电 流的小信号为0→ 开路;
- 电阻 → 电阻的"电流变化"和"电压变化"约束关系依旧是阻值R → 不变

### AC Ground(交流地)

■ 电压源在小信号分析中等效成"短路",因此小信号电路中的"地"有两种:一种是常规的真正的"地",另一种是电压源短路引起的新增"地",后者我们称之为"交流地"。(小信号分析也称为交流分析)

(a)

此l<sub>D</sub>为不考虑沟道调制效应时的l<sub>D</sub>,直流

分析不考虑沟道调制

效应,但交流分析需

**26** 





Figure 7.13 Small-signal models for the MOSFET: (a) neglecting the dependence of  $i_D$  on  $v_{DS}$  in the active region (the channel-length modulation effect) and (b) including the effect of channel-length modulation, modeled by output resistance  $r_o = |V_A|/I_D$ . These models apply equally well for both NMOS and PMOS transistors.


 $A_v = \frac{v_{ds}}{v_{gs}} = -g_m(R_D \| r_o)$  (b)

①从输入小信号电压到输出小信号电流的跨导增益为  $g_m$ ,MOSFET有三个设计参数(W/L、 $I_D$ 、 $V_{OV}$ ),任选两个可以决定 $g_m$ ,但BJT的 $g_m$ 只决定于 $I_C$ ②输入电阻 $\infty$ ③输出电阻,考虑沟道调制效应时,为 $I_C$ (大信号模型时有 $I_C$ 0电阻,小信号分析电阻保持不变) $I_C$ 一般在  $I_C$ 0 和 $I_C$ 0的范围内 ④  $I_C$ 0引起电压增益降低 ⑤ PMOS和NMOS的小信号模型完全一致

小信号模型(小信号等效电路)的参数为两个:gm和ro,其值均由直流参数决定(ID、Vov)

### PMOS 的小信号模型






分析小信号电路的初级阶段: 把电路中的元件用小信号模型 替代,再进行分析

■ PMOS 的小信号模型与 NMOS 完全一致! (小信号模型表征的是"微小变化", 这里的电流方向指"变化电流"的方向,而非总电流方向!)


(c)

•  $R_x = R_y = (1/g_m) | | r_o$ 

Figure 7.15(a) shows a discrete MOSFET amplifier utilizing a drain-to-gate resistance  $R_G$  for biasing purposes. Such a biasing arrangement will be studied in Section 7.4. The input signal  $v_i$  is coupled to the gate via a large capacitor, and the output signal at the drain is coupled to the load resistance  $R_L$  via another large capacitor. We wish to analyze this amplifier circuit to determine its small-signal voltage gain, its input resistance, and the largest allowable input signal. The transistor has  $V_i = 1.5 \text{ V}$ ,  $k_n' (W/L) = 0.25 \text{ mA/V}^2$ , and  $V_A = 50 \text{ V}$ . Assume the coupling capacitors to be sufficiently large so as to act as short circuits at the signal frequencies of interest.




#### ①直流分析, 电容开路



$$g_m = k_n V_{OV}$$
  
= 0.25 × 2.9 = 0.725 mA/V

$$r_o = \frac{V_A}{I_D} = \frac{50}{1.06} = 47 \text{ k}\Omega$$

Figure 7.15(a) shows a discrete MOSFET amplifier utilizing a drain-to-gate resistance  $R_G$  for biasing purposes. Such a biasing arrangement will be studied in Section 7.4. The input signal  $v_i$  is coupled to the gate via a large capacitor, and the output signal at the drain is coupled to the load resistance  $R_L$  via another large capacitor. We wish to analyze this amplifier circuit to determine its small-signal voltage gain, its input resistance, and the largest allowable input signal. The transistor has  $V_i = 1.5 \text{ V}$ ,  $k_n'(W/L) = 0.25 \text{ mA/V}^2$ , and  $V_A = 50 \text{ V}$ . Assume the coupling capacitors to be sufficiently large so as to act as short circuits at the signal frequencies of interest.








Figure 7.15(a) shows a discrete MOSFET amplifier utilizing a drain-to-gate resistance  $R_G$  for biasing purposes. Such a biasing arrangement will be studied in Section 7.4. The input signal  $v_i$  is coupled to the gate via a large capacitor, and the output signal at the drain is coupled to the load resistance  $R_L$  via another large capacitor. We wish to analyze this amplifier circuit to determine its small-signal voltage gain, its input resistance, and the largest allowable input signal. The transistor has  $V_i = 1.5 \text{ V}$ ,  $k_n'(W/L) = 0.25 \text{ mA/V}^2$ , and  $V_A = 50 \text{ V}$ . Assume the coupling capacitors to be sufficiently large so as to act as short circuits at the signal frequencies of interest.





$$R'_{L} = R_{L} ||R_{D}|| r_{o}$$
  
= 10||10||47 = 4.52 k\Omega

$$egin{align*} v_o &= \left(i_i - g_m v_{gs}\right) R_L' \ i_i &= rac{v_{gs} - v_o}{R_G} \ A_v &= -g_m R_L' rac{1 - \left(1/g_m R_G\right)}{1 + \left(R_L'/R_G\right)} \ egin{align*} egin{align*} A_v &= -g_m R_L' rac{1 - \left(1/g_m R_G\right)}{1 + \left(R_L'/R_G\right)} \ egin{align*} egin{align*} A_v &= -g_m R_L' = -3.3 \text{ V/V} \ A_v &\simeq -g_m R_L' = -3.3 \text{ V/V} \ \end{pmatrix}$$

Figure 7.15(a) shows a discrete MOSFET amplifier utilizing a drain-to-gate resistance  $R_G$  for biasing purposes. Such a biasing arrangement will be studied in Section 7.4. The input signal  $v_i$  is coupled to the gate via a large capacitor, and the output signal at the drain is coupled to the load resistance  $R_L$  via another large capacitor. We wish to analyze this amplifier circuit to determine its small-signal voltage gain, its input resistance, and the largest allowable input signal. The transistor has  $V_i = 1.5 \text{ V}$ ,  $k_n' (W/L) = 0.25 \text{ mA/V}^2$ , and  $V_A = 50 \text{ V}$ . Assume the coupling capacitors to be sufficiently large so as to act as short circuits at the signal frequencies of interest.






Figure 7.15(a) shows a discrete MOSFET amplifier utilizing a drain-to-gate resistance  $R_G$  for biasing purposes. Such a biasing arrangement will be studied in Section 7.4. The input signal  $v_i$  is coupled to the gate via a large capacitor, and the output signal at the drain is coupled to the load resistance  $R_L$  via another large capacitor. We wish to analyze this amplifier circuit to determine its small-signal voltage gain, its input resistance, and the largest allowable input signal. The transistor has  $V_i = 1.5 \text{ V}$ ,  $k_n'(W/L) = 0.25 \text{ mA/V}^2$ , and  $V_A = 50 \text{ V}$ . Assume the coupling capacitors to be sufficiently large so as to act as short circuits at the signal frequencies of interest.





最大可允许的输入信号:  $v_{\rm G}$ 增加 $\rightarrow i_{\rm D}$ 增加 $\rightarrow v_{\rm D}$ 减小, 趋近于饱和区的边界  $v_{\rm DSmin} = v_{\rm GSmax} - V_{\rm t}$ 

$$V_{DS} - |A_v|\hat{v}_i = V_{GS} + \hat{v}_i - V_t$$
  $V_{DS} = V_{GS}$  
$$\hat{v}_i = \frac{V_t}{|A_v| + 1} = 0.35 \text{ V}$$
  $<< 2V_{OV}$ , 在饱和区  $\checkmark$ 

 $2V_{ov} = 5.8 \text{ V}$ 

#### T型等效电路模型

- ①串联一个相同的电 流源, 没什么影响
- ②保持ig=0,把X与G 相连
- ③x与s之间的受控电 流源用1/gm电阻替代
- 4) 若考虑沟道调制效 应,在D和S间加上r。 就行

S 结论: 小信号分析时, 从S端看 小信号分析时,从G端看 G和S间是一个1/gm电阻 电阻仍然是∞,因为ig=0 (d)




Figure 7.16 Development of the T equivalent-circuit model for the MOSFET. For simplicity,  $r_a$  has been omitted; however, it may be added between D and S in the T model of (d).






Figure 7.17 (a) The T model of the MOSFET augmented with the drain-to-source resistance  $r_o$ . (b) An alternative representation of the T model.

MOSFET的小信号模型有两种形式,两者是等价的
 • S接地时,用混合π比较方便;
 • S不接地时,用T模型比较方便 **lybrid-π model lace la** 

Figure 7.18(a) shows a MOSFET amplifier biased by a constant-current source I. Assume that the values of I and  $R_D$  are such that the MOSFET operates in the saturation region. The input signal  $v_i$  is coupled to the source terminal by utilizing a large capacitor  $C_{C1}$ . Similarly, the output signal at the drain is taken through a large coupling capacitor  $C_{C2}$ . Find the input resistance  $R_{in}$  and the voltage gain  $v_o/v_i$ . Neglect channel-length modulation.



- ①直流分析,电容开路, I<sub>D</sub>=I, V<sub>GS</sub>, V<sub>OV</sub>可根据I<sub>D</sub>算出
- ②小信号分析, 电容短路, 恒流源开路, 恒压源虚拟地



$$R_{\rm in} = \frac{v_i}{-i} = 1/g_m$$

$$v_o = -iR_D = \left(\frac{v_i}{1/g_m}\right)R_D = g_m R_D v_i$$

$$A_v \equiv \frac{v_o}{v_i} = g_m R_D$$

这一结构称为<mark>共栅结构</mark>(common-gate),因为gate接地,common to both input and output ports

- 低输入电阻
- 增益为正(相位相同)

**BJT** 

#### The DC Bias Point





Figure 7.20 (a) Conceptual circuit to illustrate the operation of the transistor as an amplifier. (b) The circuit of (a) with the signal source  $v_{be}$  eliminated for dc (bias) analysis.

# 小信号 基极电流&基极电阻



(a)

$$i_c = g_m v_{be}$$

基极电流瞬时总量

$$i_B = \frac{i_C}{\beta} = \frac{I_C}{\beta} + \frac{1}{\beta} \frac{I_C}{V_T} v_{be}$$

$$i_B = I_B + i_b$$


$$i_b = \frac{g_m}{\beta} v_{be}$$


 $\Longrightarrow$  BE之间,从B看进去,是一个电阻,阻值为  $\frac{\beta}{g_m}$ 


$$r_\pi \equiv rac{v_{be}}{i_b} = rac{oldsymbol{eta}}{oldsymbol{g}_m}$$

Q: MOSFET有 r<sub>π</sub>吗?

# 小信号 发射极电流&发射极电阻







发射极电流瞬时总量

$$i_{E} = \frac{i_{C}}{\alpha} = \frac{I_{C}}{\alpha} + \frac{i_{c}}{\alpha}$$

$$i_{E} = I_{E} + i_{e}$$

$$i_{e} = \frac{i_{C}}{\alpha} = \frac{g_{m}v_{be}}{\alpha}$$

$$i_e = \frac{i_c}{\alpha} = \frac{g_m v_{be}}{\alpha}$$


⇒ BE之间,从E看进去,也是一个电阻,阻值为

$$r_e \equiv \frac{v_{be}}{i_e} = \frac{\alpha}{g_m} \simeq \frac{1}{g_m}$$

r<sub>m</sub>和 r<sub>e</sub> 之间的关系:都是BE之间,但从不同端看进去

$$v_{be} = i_b r_{\pi} = i_e r_e$$
  $r_{\pi} = (i_e/i_b)r_e = (\beta + 1)r_e$ 

因为基极电流小,是发射极电流的1/(β+1),所以从基 极看进去的电阻大,是发射极看进去电阻的(β+1)倍



(a)

# 小信号模型 混合π





Figure 7.25 The hybrid- $\pi$  small-signal model, in its two versions, with the resistance  $r_o$  included.


小信号模型参数  $(g_m, r_\pi, r_o)$  也是由直流参数  $I_c$ 决定的


同样,考虑  $r_o$  也会使得增益降低  $\frac{v_o}{v_{be}} = -g_m(R_C \parallel r_o)$ 



## 小信号模型 T模型







跟MOSFET一致
T 模型用 r<sub>e</sub>(≈1/g<sub>m</sub>), 混合π模型用 r<sub>π</sub>

同样,两者是等价的

- E 接地时,用混合π比较方便;
- ・ E 不接地时,用 T 模型 比较方便

同样,若考虑厄雷效应, 在C和E间加上r。就行

Figure 7.26 Two slightly different versions of what is known as the T model of the BJT. The circuit in (a) is a voltage-controlled current source representation and that in (b) is a current-controlled current source representation. These models explicitly show the emitter resistance  $r_e$  rather than the base resistance  $r_{\pi}$  featured in the hybrid- $\pi$  model.






Figure 7.27 The T models of the BJT.

## PNP 三极管的小信号 模型




- PNP 三极管的小信号模型与 NPN 三极管的小信号模型 完全一致!
- 因为小信号模型表征的是"微小变化",这里的电流 方向指"变化电流"的方向,而非总电流方向!

We wish to analyze the transistor amplifier shown in Fig. 7.28(a) to determine its voltage gain  $v_o/v_i$ . Assume  $\beta = 100$  and neglect the Early effect.




We wish to analyze the transistor amplifier shown in Fig. 7.28(a) to determine its voltage gain  $v_o/v_i$ . Assume  $\beta = 100$  and neglect the Early effect.



(a)

### ③小信号分析,恒压源虚拟地,用混合π模型



$$v_{be} = v_i \frac{r_{\pi}}{r_{\pi} + R_{BB}}$$

$$= v_i \frac{1.09}{101.09} = 0.011 v_i$$

$$v_o = -g_m v_{be} R_C$$

$$= -92 \times 0.011 v_i \times 3 = -3.04 v_i$$

To gain more insight into the operation of transistor amplifiers, we wish to consider the waveforms at various points in the circuit analyzed in the previous example. For this purpose assume that  $v_i$  has a triangular waveform. First determine the maximum amplitude that  $v_i$  is allowed to have. Then, with the amplitude of  $v_i$  set to this value, give the waveforms of the total quantities  $i_B(t)$ ,  $v_{BE}(t)$ ,  $i_C(t)$ , and  $v_C(t)$ .

小信号的前提:  $v_{be} \ll V_T$  我们放宽到上限 10 mV,  $p_{be}$  我们放宽到上限  $p_{be}$  我们放宽到上限  $p_{be}$  和  $p_{be}$  的峰峰值为  $p_{be}$  的


$$\hat{v}_i = \frac{\hat{v}_{be}}{0.011} = \frac{10}{0.011} = 0.91 \text{ V}$$


验证晶体管是否还工作在放大区


$$V_C = 3.1 \text{ V}$$
  $\hat{v}_o = \hat{v}_i \times \text{gain} = 0.91 \times 3.04 = 2.77 \text{ V}$ 


$$3.1 - 2.77 > 0.7 - 0.4$$

为安全起见,以下我们采用略小一点的 v;来进行分析,令 v; = 0.8 V









4

 $V^{-} = -10 \text{ V}$ 

(a)

We need to analyze the circuit of Fig. 7.30(a) to determine the voltage gain and the signal waveforms at various points. The capacitor  $C_{C1}$  is a coupling capacitor whose purpose is to couple the signal  $v_i$  to the emitter while blocking dc. In this way the dc bias established by  $V^+$  and  $V^-$  together with  $R_E$  and  $R_C$  will not be disturbed when the signal  $v_i$  is connected. For the purpose of this example,  $C_{C1}$  will be assumed to be very large so as to act as a perfect short circuit at signal frequencies of interest. Similarly, another very

-10 V

large capacitor  $C_{C2}$  is used to couple the output signal  $v_o$  to other parts of the system. You may neglect the Early effect. 直流分析  $V^{+} = +10 \text{ V}$ +10 V  $R_E = 10 \text{ k}\Omega$ 10 kΩ  $C_{C1}$  $r_e = \frac{1}{g_m} = 27.2 \,\Omega$ 

### 小信号参数计算

$$g_m = \frac{I_C}{V_T} = \frac{0.92}{0.025} = 36.8 \text{ mA/V}$$

$$r_{\pi} = \frac{\beta}{g_{m}} = \frac{100}{36.8} = 2.72 \text{ k}\Omega$$


$$r_e = \frac{1}{a_{ee}} = 27.2 \,\Omega$$




We need to analyze the circuit of Fig. 7.30(a) to determine the voltage gain and the signal waveforms at various points. The capacitor  $C_{C1}$  is a coupling capacitor whose purpose is to couple the signal  $v_i$  to the emitter while blocking dc. In this way the dc bias established by  $V^+$  and  $V^-$  together with  $R_E$  and  $R_C$  will

not be disturbed when the signal  $v_i$  is connected. For the purpose of this example,  $C_{C1}$  will be assumed to be very large so as to act as a perfect short circuit at signal frequencies of interest. Similarly, another very large capacitor  $C_{C2}$  is used to couple the output signal  $v_o$  to other parts of the system. You may neglect the

Early effect.





### 增益为正→同相


$$A_v = \frac{v_o}{v_i} = \frac{\alpha R_C}{r_e}$$

$$= \frac{0.99 \times 5}{0.0272} = 182 \text{ V/V}$$

v<sub>be</sub> = -v<sub>i</sub>,所以v<sub>i</sub>不能 超过10 mV

$$\hat{V}_o = 182 \times 0.01 = 1.82 \text{ V}$$

We need to analyze the circuit of Fig. 7.30(a) to determine the voltage gain and the signal waveforms at various points. The capacitor  $C_{C1}$  is a coupling capacitor whose purpose is to couple the signal  $v_i$  to the emitter while blocking dc. In this way the dc bias established by  $V^+$  and  $V^-$  together with  $R_E$  and  $R_C$  will not be disturbed when the signal  $v_i$  is connected. For the purpose of this example,  $C_{C1}$  will be assumed to be very large so as to act as a perfect short circuit at signal frequencies of interest. Similarly, another very large capacitor  $C_{C2}$  is used to couple the output signal  $v_o$  to other parts of the system. You may neglect the Early effect.





# 要逐渐养成在电路图上 直接进行分析的习惯

- ①有利于培养对电路的直觉
- ②能清晰地把握信号在电路中的传输过程

**50** 

以熟练掌握等效电路模型为前提





## 小结

### Table 7.1 Systematic Procedure for the Analysis of Transistor Amplifier Circuits

- Eliminate the signal source and determine the dc operating point of the transistor.
- 2. Calculate the values of the parameters of the small-signal model.
- Eliminate the dc sources by replacing each dc voltage source by a short circuit and each dc current source by an open circuit.
- 4. Replace the transistor with one of its small-signal, equivalent-circuit models. Although any of the models can be used, one might be more convenient than the others for the particular circuit being analyzed. This point will be made clearer in the next section.
- 5. Analyze the resulting circuit to determine the required quantities (e.g., voltage gain, input resistance).

Small-Signal Parameters

#### NMOS transistors

#### Transconductance:

$$g_m = \mu_n C_{ox} \frac{W}{L} V_{OV} = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D} = \frac{2I_D}{V_{OV}}$$


### Output resistance:

$$r_o = V_A/I_D = 1/\lambda I_D$$

#### **PMOS** transistors


Same formulas as for NMOS except using  $|V_{OV}|$ ,  $|V_A|$ ,  $|\lambda|$  and replacing  $\mu_n$  with  $\mu_p$ .

### Small-Signal, Equivalent-Circuit Models



Hybrid- $\pi$  model

T models



### Model Parameters in Terms of DC Bias Currents

$$g_m = \frac{I_C}{V_T}$$

$$r_e = rac{V_T}{I_E} = lpha rac{V_T}{I_C}$$

$$r_{\pi} = \frac{V_T}{I_B} = \beta \frac{V_T}{I_C}$$

$$r_o = \frac{|V_A|}{I_C}$$

In Terms of  $g_m$ 

$$r_e = \frac{\alpha}{g_m}$$

$$r_{\pi} = \frac{\beta}{g_m}$$

In Terms of  $r_e$ 

$$g_m = \frac{\alpha}{r_e}$$

$$r_{\pi} = (\beta + 1)r_e$$

$$g_m + \frac{1}{r_\pi} = \frac{1}{r_e}$$

Relationships between  $\alpha$  and  $\beta$ 

$$\beta = \frac{\alpha}{1 - \alpha}$$

$$\alpha = \frac{\beta}{\beta + 1}$$


$$\beta + 1 = \frac{1}{1 - \alpha}$$


## ESS


### **Input and Output Impedances**


## 作业



























- 7.4 For the amplifier in Fig. 7.10, let  $V_{DD} = 5 \text{ V}$ ,  $R_D = 10 \text{ k}\Omega$ ,  $V_t = 1 \text{ V}$ ,  $k'_n = 20 \text{ }\mu\text{A/V}^2$ , W/L = 20,  $V_{GS} = 2 \text{ V}$ , and  $\lambda = 0$ .
  - (a) Find the dc current  $I_D$  and the dc voltage  $V_{DS}$ .
  - (b) Find  $g_m$ .
  - (c) Find the voltage gain.
  - (d) If  $v_{gs} = 0.2 \sin \omega t$  volts, find  $v_{ds}$  assuming that the small-signal approximation holds. What are the minimum and maximum values of  $v_{DS}$ ?
  - (e) Use Eq. (7.28) to determine the various components of  $i_D$ . Using the identity  $\sin^2 \omega t = \frac{1}{2} \frac{1}{2} \cos 2 \omega t$ , show that there is a slight shift in  $I_D$  (by how much?) and that there is a second-harmonic component (i.e., a component with frequency  $2\omega$ ). Express the amplitude of the second-harmonic component as a percentage of the amplitude of the fundamental. (This value is known as the second-harmonic distortion.)

Ans. (a) 0.2 mA, 3 V; (b) 0.4 mA/V; (c) -4 V/V; (d)  $v_{ds} = -0.8 \sin \omega t$  volts, 2.2 V, 3.8 V; (e)  $i_D = \frac{(204 + 80 \sin \omega t - 4 \cos 2 \omega t) \mu A}{(204 + 80 \sin \omega t - 4 \cos 2 \omega t) \mu A}$ 


$$i_{D} = \frac{1}{2}k_{n}(V_{GS} + v_{gs} - V_{t})^{2}$$

$$= \frac{1}{2}k_{n}(V_{GS} - V_{t})^{2} + k_{n}(V_{GS} - V_{t})v_{gs} + \frac{1}{2}k_{n}v_{gs}^{2}$$
(7.28)



Consider the amplifier circuit of Fig. 7.16(a) without the load resistance  $R_L$  and with channel-length modulation neglected. Let  $V_{DD} = 5 \text{ V}$ ,  $V_t = 0.7 \text{ V}$ , and  $k_n = 1 \text{ mA/V}^2$ . Find  $V_{OV}$ ,  $I_D$ ,  $R_D$ , and  $R_G$  to obtain a voltage gain of -25 V/V and an input resistance of  $0.5 \text{ M} \Omega$ . What is the maximum allowable input signal,  $\hat{v}_i$ ?

Ans. 0.319 V; 50.9 μA; 78.5 kΩ; 13 MΩ; 27 mV



- 7.20 The transistor in Fig. E7.20 is biased with a constant current source I = 1 mA and has  $\beta = 100$  and  $V_A = 100$  V.
  - (a) Neglecting the Early effect, find the dc voltages at the base, emitter, and collector.
  - (b) Find  $g_m$ ,  $r_{\pi}$ , and  $r_o$ .
  - (c) If terminal Z is connected to ground, X to a signal source  $v_{sig}$  with a source resistance  $R_{sig} = 2 \text{ k}\Omega$ , and Y to an 8-k $\Omega$  load resistance, use the hybrid- $\pi$  model shown in Fig. 7.26 to draw the small-signal equivalent circuit of the amplifier. (Note that the current source I should be replaced with an open circuit.) Calculate the overall voltage gain  $v_y/v_{sig}$ . If  $r_o$  is neglected, what is the error in estimating the gain magnitude? (*Note:* An infinite capacitance is used to indicate that the capacitance is large enough to act as a short circuit at all signal frequencies of interest. However, the capacitor still blocks dc.)




Figure E7.20

Ans. (a) -0.1 V, -0.8 V, +2.1 V; (b) 40 mA/V, 2.5 kΩ, 100 kΩ; (c) -77 V/V, +3.9%