Table of Contents				
1	Title Page			
2	Notes			
3	Blocks			
4	FPGA BANKO MGT			
5	FPGA BANK12, 13, 14, 15			
6	FPGA BANK16, 32			
7	FPGA BANK33, 34, 35, 36			
8	FPGA POWER GROUND			
9	BOARD POWER DISTRIBUTION			
10	ELEVATOR			
11	OPENSDA			

Revisions			
Rev	Description	Date	Approved
Х1	Original Release	5-17-2013	Eric Zhang
X2	Riew Update	5-23-2013	Eric Zhang
Х3	Change Power System	6-4-2013	Eric Zhang
X4	Change HAPSTRAK II	6-13-2013	Eric Zhang
A	Release	7-3-2013	Eric Zhang


X-TWR-FPGA-A7





 Unless Otherwise Specified:
 All resistors are in ohms, 5%, 1/16 Watt
 All capacitors are in uF, 10%, 16V
 All voltages are DC
 All polarized capacitors are aluminum electrolytic Interrupted lines coded with the same letter or letter combinations are electrically connected. Device type number is for reference only. The number varies with the manufacturer. 4. Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology. Freescale™ semiconductor ICAP Classification: FCP:____ FIUO: X PUBI:___ Drawing Title: Drawing Title:


X-TWR-FPGA-A7


Page Title:



























ICAP Classification: FCP:____ FIUO: X PUBI:_ Drawing Title:

X-TWR-FPGA-A7

| Page Title: | FPGA BANK16, 32 | Size | Document Number | SCH27942 PDF: SPF-27942 | Document Number | SCH27942 PDF: SPF-27942 | Date: Friday, July 65, 2013 | Sheet 6 of 11

