

- 5

4

3

2

1
- D

C


B

A
1. Unless Otherwise Specified:
All resistors are in ohms, 5%, 1/16 Watt
All capacitors are in uF, 10%, 16V
All voltages are DC
All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.
- 

ICAP Classification: FCP: FLUQ: X PUB:

Drawing Title:

X-TWR-FPGA-K7

Page Title:


NOTES

Size C


Document Number SCH-28614 PDF: SPF-28614



Rev A


Date: Thursday, January 08, 2015 Sheet 2 of 17







J25.1:CS J25.2:CLK J25.3:MOSI J25.4:MISO
When Not Burn SPI Flash,
Do Shunt J21:1-2;3-4;5-6 J25:5-6














Silkscreen:
GPIO HDR2










XCTK480T-1FFG1156C










XCTK480T-1FFG1156C






XCTK480T-1FFG1156C











1-2: Powered by VCC3V3
2-3: Powered by K20 REG3V3


Default: 2-3




Silkscreen:
OpenSDA USB



TARGET RESET AND BOOTLOADER PUSH BUTTON



SPARE 74HC125 buffer



OpenSDA INTERFACE

JTAG_TCLK/SWD_CLK/EZP_CLK/TS0_CH1/PTA0/UART0_CTS/UART0_COE/FTM0_CH5
JTAG_TDIVEZP_D0TS0_CH2/PTA1/UART0_RX/FTM0_CH6
JTAG_TDO/TRACE_SWO/EZP_D0TS0_CH3/PTA2/UART0_TX/FTM0_CH7
JTAG_TMS/SWD_D0TS0_CH4/PTA3/UART0_RTS/FTM0_CH8
NMEZP_CS/TS0_CH5/PTA4/FTM0_CH1/LLWU_P3

EXTAL0/PTA18/FTM0_FLT2/FTM_CLKIN0
XTAL0/PTA19/FTM1_FLT0/FTM_CLKIN1/LPTMR0_ALT1

ADC0_SE8/TS0_CH0/PTB0/I2C0_SCL/FTM1_CH0/FTM1_QD_PHA/LLWU_P5
ADC0_SE9/TS0_CH6/PTB1/I2C0_SDA/FTM1_CH1/FTM1_QD_PHB

ADC0_SE15/TS0_CH14/PTC1/SP0_PCS3/UART1_RTS/FTM0_CH0/I2S0_TXD0/LLWU_P6
ADC0_SE4B/CMP1_IN0/TS0_CH15/PTC2/SP0_PCS2/UART1_CTS/FTM0_CH1/I2S0_TX_FS
CMP1_IN1/PTC3/SP0_PCS1/UART1_RX/FTM0_CH2/I2S0_TX_BCLK/LLWU_P7
PTC4/SP0_PCS0/UART1_TX/FTM0_CH3/CMP1_OUT/LLWU_P8
PTC5/SP0_SCK/LPTMR0_ALT2/I2S0_RXD0/CMP0_OUT/LLWU_P9
CMP0_IN0/PTC6/SP0_SOUT/PTB0_EXTRG/I2S0_RX_BCLK/I2S0_MCLK/LLWU_P10
CMP0_IN1/PTC7/SP0_SIN/USB_SOF_OUT/I2S0_RX_FS

PTD4/SP0_PCS1/UART0_RTS/FTM0_CH4/EWM_IN/LLWU_P14
ADC0_SE6B/PTD5/SP0_PCS2/UART0_CTS/UART0_COE/FTM0_CH5/EWM_OUT
ADC0_SE7B/PTD6/SP0_PCS3/UART0_RX/FTM0_CH6/FTM0_FLT0/LLWU_P15
PTD7/CMT_IRO/UART0_TX/FTM0_CH7/FTM0_FLT1

SDA_JTAG_TCLK
SDA_JTAG_TDI
SDA_JTAG_TDO
SDA_JTAG_TMS
SDA_SWO_EN

SDA_EXTAL
SDA_XTAL

SDA_RST_TGTMCU

SDA_SWO_OE_B

SDA_SPI0_RST_B
SDA_SPI0_CS
SDA_UART1_RX
SDA_UART1_TX
SDA_SPI0_SCK
SDA_SPI0_SOUT
SDA_SPI0_SIN

SDA_LED_R
SDA_LED_G
SDA_LED_B

SDA_VTRG_ENABLE
SDA_VTRG_FAULT

SDA_USB_P5V_SENSE

SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT


SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT

SDA_VTRG_FAULT

OpenSDA INTERFACE JTAG CONNECTOR



TARGET MCU INTERFACE SIGNALS

RST_TGTMCU

UART1_TX_TGTMCU

UART1_RX_TGTMCU

SWD_DIO_TGTMCU

SWD_CLK_TGTMCU

CLOCK_PLL_SDA

CLOCK_PLL_SCL

Default: NP



ICAP Classification: FCP: FLUQ: X PUBK:

Drawing Title: X-TWR-FPGA-K7

Page Title: OPENSDA

Size C Document Number SCH-29614 PDF: SPF-29614

Date: Thursday, January 08, 2015 Sheet 16 of 17

