
Top Level Component

1 Overview

- The control and datapath must be combined with the instruction and data memories.
- A program using all types of instructions must be written, compiled into binary, and simulated.
- The top-level component and memories code can be seen in Appendix A.
- The datapath can be seen below.



2 Test Program

A test program including all instructions was written. Different instruction results are also tested, such as branches being both taken and not taken. The assembly and binary

instructions can be seen below.

Assembly: movu x5, 1

addi x5, 1 movl x6, 5 str x5, x6 jmp func

halt

func: ld x7, x5

addr x8, x7, x6 subr x9, x8, x6 bne x0, x9, b1 addr x9, x0, x0

b1: nand x10, x0, x0

andr x10, x10, x0 orr x10, x10, x9 beq x10, x0, b2

shl x8, 2

b2: sal x8, 2

bgt x8, x0, b3 addr x8, x0, x0

b4: addr x9, x0, x0

b3: shr x8, 1

sar x8, 1
blt x8, x0, b4

ret

Machine Code: 0000000101010111


.

The table below details the expected results for each instruction.


Instr. Addr.	Binary	Instr.	Expected Result
0	0000000101010111	movu x5, 1	x5[15:8] = 0x01
1	0000000101010110	addi x5, 1	x5 = 0x0100 + 1 = 0x0101
2	0000010101101000	movl x6, 5	x6[7:0] = 0x05
3	0110000101011110	str x5, x6	data[x5] = x6
4	0000000101001001	jmp func	x1 = 0x5, PC = PC + 5 = 0x9
9	01010010011111110	ld x7, x5	x7 = data[x5] = 0x5
10	0111011010000001	addr x8, x7, x6	x8 = 0x5 + 0x5 = 0xA
11	1000011010010101	subr x9, x8, x6	x9 = 0xA - 0x5 = 0x5
12	0000100100101011	bne x0, x9, 2	Branch Taken, $PC = PC + 2 = 0xE$
14	0000000010100011	nand x10, x0, x0	$x10 = x0 \sim \& x0 = 0xFFFF$
15	1010000010100010	andr x10, x10, x0	x10 = 0xFFFF & 0x0 = 0
16	1010100110100100	orr x10, x10, x9	$x10 = 0x0 \mid 0x5 = 0x5$
17	1010000000101010	beq x10, x0, 2	Branch Not Taken, $PC = PC + 1 = 0x12$
18	1000000010001111	shl x8, 2	x8 = 0xA << 2 = 0x28
19	1000000010101111	sal x8, 2	x8 = 0x28 <<< 2 = 0xA0
20	100000000111100	bgt x8, x0, 3	Branch Taken, $PC = PC + 3 = 0x17$
23	1000000001011111	shr x8, 1	x8 = 0xA0 >> 1 = 0x50
24	1000000001111111	sar x8, 1	x8 = 0x50 >>> 1 = 0x28
25	1000000011001101	blt x8, x0, -4	Branch Not Taken, $PC = PC + 1 = 0x1A$
26	000000000011001	ret	PC = x1 = 0x5
5	00000000000000000	halt	Enable = 0, Program stops

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.


The simulation waveform was observed to match the expected results in the above table. Thus, the program was confirmed to function correctly.




Page 5 of 13




Page 6 of 13




Page 7 of 13




Page 8 of 13



Page 9 of 13



Page 10 of 13



Page 11 of 13

Appendix A Component Code

A.1 Top-level Component Code

```
module top_CPU(clk, reset, inr, outvalue);
      input clk;
      input [3:0] inr;
      input reset;
      output [15:0] outvalue;
      wire [15:0] pc_in, pc_out, readBus, RO2, result;
      wire [15:0] instr, ExOut, RO1, alu_b, WriteData, add1_r, add2_r, MovOut,
                   R1, R2, RD;
      wire [1:0] SignOp, MuxCO, MuxC1, MuxC2, MuxC3, MuxC4, MuxC5;
10
      wire MovOp, RegW, enable, MemW, MemR;
11
      wire [2:0] BrOp;
12
      wire [3:0] ALUOp;
13
14
      instr_mem INSTR (enable, pc_out[9:0], instr);
      data_mem DATA (MemW, MemR, result, RO2, readBus);
      control_and_datapath CAD (clk, reset, inr, readBus, outvalue, instr,
17
                                  pc_out, result, RO2, MemW, MemR, enable);
18
  endmodule
```

A.2 Instruction Memory

```
module instr_mem(enable, pc, out);
       input [9:0] pc;
       output reg [15:0] out;
      reg [15:0] instructions [999:0];
       input enable;
      initial
      begin
           $readmemb("instructions.mem", instructions);
       end
10
       always @ (pc)
      begin
           if (enable)
14
               out = instructions[pc];
15
```

```
end end end end end
```

A.3 Data Memory

```
module data_mem(MemW, MemR, MemIn, WriteAddr, MemOut);
       input MemW, MemR;
       input [15:0] MemIn, WriteAddr;
       output reg [15:0] MemOut;
       reg [15:0] data [999:0];
       integer i;
       initial
       begin
9
           for (i=0;i<=999;i=i+1)</pre>
10
                data[i] = 0;
11
       end
12
13
       always @ (MemW or MemR or MemIn or WriteAddr)
       begin
15
            if (MemW)
16
                data[WriteAddr[9:0]] <= MemIn;</pre>
17
            if (MemR)
18
                MemOut <= data[MemIn[9:0]];</pre>
19
            else
20
                MemOut <= 0;</pre>
21
       end
  endmodule
```