


# Datapath and Control Top Component

## 1 Overview

- All datapath and control components must be combined into a top-level component.
- Each instruction in the ISA must be simulated and tested.
- A short program using all types of instructions (except load and store) must be written, compiled into binary, and simulated.
- The top-level component code can be seen in Appendix A.
- Slight modifications have been made to the datapath design and components. An updated datapath diagram can be seen below.



## 2 Instruction Verification

In the sections below, each instruction of the RISC-Z ISA are tested and the simulation results are discussed.

**Note:** In all simulations, the `inr` input selects a register to view. The contents of the register selected by `inr` are outputted as `outvalue`.

### 2.1 Register Instructions

There are 5 R-Type instructions to be tested:

1. Add Register: `addr RD, RS1, RS2`
  - $RD = RS1 + RS2$
2. AND Register: `andr RD, RS1, RS2`
  - $RD = RS1 \& RS2$
3. NAND Register: `nandr RD, RS1, RS2`
  - $RD = RS1 \sim \& RS2$
4. OR Register: `orr RD, RS1, RS2`
  - $RD = RS1 | RS2$
5. Subtract Register: `subr RD, RS1, RS2`
  - $RD = RS1 - RS2$

The register file has been initialized to the following values for testing purposes:

- $x0-x4, x9-x15 = 0$
- $x5 = 100$
- $x6 = 3000$
- $x7 = 56$
- $x8 = -200$

The simulation results for each immediate instruction can be seen below.


### 2.1.1 `addr` Instruction

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
0	0101011010010001	<code>addr x9, x5, x6</code>	$x9 = 0x64 + 0xBB8 = 0xC1C$
1	0110011110100001	<code>addr x10, x6, x7</code>	$x10 = 0xBB8 + 0x38 = 0xBF0$
2	1010011110100001	<code>addr x10, x10, x7</code>	$x10 = 0xBF0 + 0x38 = 0xC28$

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the `addr` instruction was confirmed to function correctly.




### 2.1.2 **andr** Instruction

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
3	0101011010010010	andr x9, x5, x6	x9 = 0x64 & 0xBB8 = 0x20
4	0110011110100010	andr x10, x6, x7	x10 = 0xBB8 & 0x38 = 0x38
5	1010011110100010	andr x10, x10, x7	x10 = 0x38 & 0x38 = 0x38

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the **andr** instruction was confirmed to function correctly.




### 2.1.3 nandr Instruction

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
6	0101011010010011	nandr x9, x5, x6	x9 = 0x64 ~ & 0xBB8 = 0xFFDF
7	0110011110100011	nandr x10, x6, x7	x10 = 0xBB8 ~ & 0x38 = 0xFFC7
8	1010011110100011	nandr x10, x10, x7	x10 = 0xFFC7 ~ & 0x38 = 0xFFFF

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the **nandr** instruction was confirmed to function correctly.






#### 2.1.4 orr Instruction

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
9	0101011010010100	orr x9, x5, x6	x9 = 0x64   0xBB8 = 0xBFC
10	0110011110100100	orr x10, x6, x7	x10 = 0xBB8   0x38 = 0xBB8
11	1010011110100100	orr x10, x10, x7	x10 = 0xBB8   0x38 = 0xBB8

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the **orr** instruction was confirmed to function correctly.




### 2.1.5 subr Instruction

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
9	0110011110100101	subr x9, x6, x5	$x9 = 0xBB8 - 0x64 = 0xB54$
10	0101011111000101	subr x12, x5, x7	$x12 = 0x64 - 0x38 = 0x2C$
11	1100011111000101	subr x12, x12, x7	$x12 = 0x2C - 0x38 = 0xFFFF4 = -0xC$

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the **subr** instruction was confirmed to function correctly.



## 2.2 Immediate Instructions

There are 3 I-Type instructions to be tested:

1. Add Immediate: `addi RD, Immediate`
  - $RD = RD + \text{Immediate}$
2. Move Upper: `movu RD, Immediate`
  - $RD[15:8] = \text{Immediate}$
3. Move Lower: `movl RD, Immediate`
  - $RD[7:0] = \text{Immediate}$

All registers are initialized to a value of 0.

The simulation results for each immediate instruction can be seen below.


### 2.2.1 `addi` Instruction

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
0	1111111101010110	<code>addi x5, -1</code>	$x5 = 0 + -1 = -1 = 0xFFFF$
1	0100000001010110	<code>addi x5, 64</code>	$x5 = -1 + 64 = 63 = 0x3F$
2	0011100001010110	<code>addi x5, 56</code>	$x5 = 63 + 56 = 119 = 0x77$

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the `addi` instruction was confirmed to function correctly.




### 2.2.2 movu and movl Instructions

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
3	1111111101100111	movu x6, -1	x6[15:8] = -1 = 0xFF
4	0000000101110111	movu x8, 1	x8[15:8] = 1 = 0x01
5	111111110001000	movl x7, -1	x7[7:0] = -1 = 0xFF
6	0000000110011000	movl x9, 1	x9[7:0] = 1 = 0x01

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the `movu` and `movl` instructions were confirmed to function correctly.





## 2.3 Jump and Return

Jump and Return are defined as:

- Jump: `jmp Immediate`
  - $x1 = PC + 1$
  - $PC = PC + \text{Immediate}$
- Return: `ret`
  - $PC = x1$

All registers are initialized to a value of 0.


Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
0	0000001010001001	<code>jmp 10</code>	$PC = PC + 10 = 10, x1 = PC + 1 = 1$
10	0000000101010110	<code>addi x5, 1</code>	$x5 = 0 + 1 = 1$
11	00000000000011001	<code>ret</code>	$PC = x1 = 1$
1	0000000101010110	<code>addi x5, 1</code>	$x5 = 1 + 1 = 2$

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table.

Thus, the `jmp` and `ret` instructions were confirmed to function correctly.



## 2.4 Shift Instructions

There are 4 shift instructions to be tested:

1. Logical Left Shift: `shl RS1, Immediate`
  - $RS1 \ll Immediate$
2. Arithmetic Left Shift: `sal RS1, Immediate`
  - $RS1 \lll Immediate$
3. Logical Right Shift: `shr RS1, Immediate`
  - $RS1 \gg Immediate$
4. Arithmetic Right Shift: `sar RS1, Immediate`
  - $RS1 \ggg Immediate$

The register file has been initialized to the following values for testing purposes:

- $x0-x4, x13-x15 = 0$
- $x5-x8 = 60$
- $x9-x12 = -60$

The resulting simulation waveform for each shift instruction can be seen in the sections below.


### 2.4.1 shl and sal Instructions

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
0	0101000010001111	<code>shl x5, 2</code>	$x5 = 60 \times 4 = 240 = 0xF0$
1	0110000010101111	<code>sal x6, 2</code>	$x6 = 60 \times 4 = 240 = 0xF0$
2	1001000010001111	<code>shr x9, 2</code>	$x9 = -60 \gg 2 = 0xFF10$
3	1010000010101111	<code>sar x10, 2</code>	$x10 = -60 \ggg 2 = 0xFF10$

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the `shl` and `sal` instructions were confirmed to function correctly.




### 2.4.2 shr and sar Instructions

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
0	0101000010001111	shr x7, 2	$x7 = 60/4 = 15 = 0xF$
1	0110000010101111	sar x8, 2	$x8 = 60/4 = 15 = 0xF$
2	1001000010001111	shr x11, 2	$x11 = -60 \gg 2 = 0x3FF1$
3	1010000010101111	sar x12, 2	$x12 = -60/4 = -15 = 0xFFFF1$

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the **shr** and **sar** instructions were confirmed to function correctly.



## 2.5 Branches

There are 4 branch instructions to be tested:

1. Branch Equal: `beq RS1, RS2, Immediate`
  - If  $RS1 = RS2$ ,  $PC = PC + Immediate$
  - Else,  $PC = PC + 1$
2. Branch Not Equal: `bne RS1, RS2, Immediate`
  - If  $RS1 \neq RS2$ ,  $PC = PC + Immediate$
  - Else,  $PC = PC + 1$
3. Branch Greater Than: `bgt RS1, RS2, Immediate`
  - If  $RS1 > RS2$ ,  $PC = PC + Immediate$
  - Else,  $PC = PC + 1$
4. Branch Less Than: `blt RS1, RS2, Immediate`
  - If  $RS1 < RS2$ ,  $PC = PC + Immediate$
  - Else,  $PC = PC + 1$


All registers are initialized to a value of 0.

Instructions used in simulation:


Instr. Addr.	Binary	Instr.	Expected Result
0	0000000001001010	<code>beq x0, x0, 4</code>	Branch taken, $PC = PC + 4 = 4$
4	0000000101010110	<code>addi x5, 1</code>	$x5 = 0 + 1 = 1$
5	0000000000111011	<code>bne x0, x0, 3</code>	Branch not taken, $PC = PC + 1 = 6$
6	0101000000111100	<code>bgt x5, x0, 3</code>	Branch taken, $PC = PC + 3 = 9$
9	0000010100101101	<code>blt x0, x5, 2</code>	Branch taken, $PC = PC + 2 = 11$
11	0000000101010110	<code>addi x5, 1</code>	$x5 = 1 + 1 = 2$

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the `beq`, `bne`, `bgt`, and `blt` instructions were confirmed to function correctly.







## 2.6 Halt

The `halt` instruction should stop the execution of the program.


All registers are initialized to a value of 0.

Instructions used in simulation:

Instr. Addr.	Binary	Instr.	Expected Result
0	0000000101010110	<code>addi x5, 1</code>	$x5 = 0 + 1 = 1$
1	0000000101010110	<code>addi x5, 1</code>	$x5 = 1 + 1 = 2$
2	0000000000000000	<code>halt</code>	Enable = 0, Program stops

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the `halt` instruction was confirmed to function correctly.



### 3 Test Program

A short test program including at least one instruction from each type (register, immediate, jump, shift, branch, and halt) was written. The assembly and binary instructions can be seen below.

```
Assembly:      movu x5, -1
                movl x6, 1
                jump func
                halt


                func: addi x5, 1
                     bgt x6, x0, skip
                     addr x6, x0, x0
skip:          addr x7, x6, x5
                     andr x7, x5
                     shl x5, 2
                     ret
```


```
Machine Code:  1111111101010111
                0000000101101000
                0000000101001001
                0000000000000000
                0000000000000000
                0000000000000000
                0000000000000000
                0000000101010110
                0110000000101100
                0000000001100001
                0110010101110001
                0111010110000010
                1000000010001111
                0000000000011001
```


Instr. Addr.	Binary	Instr.	Expected Result
0	1111111101010111	movu x5, -1	$x5[15:8] = 0xFF$
1	0000000101101000	movu x6, 1	$x6[7:0] = 0x01$
2	0000000101001001	jmp func	$PC = PC + 5 = 7, x1 = PC + 1 = 3$
7	0000000101010110	addi x5, 1	$x5 = x5 + 1 = 0xFF01$
8	0110000000101100	bgt x6, x0, skip	Branch Taken, $PC = PC + 2 = 10$
10	0110010101110001	addr x7, x6, x5	$x8 = 0x0001 + 0xFF01 = 0xFF02$
11	0111010110000010	andr x8, x7, x5	$x8 = 0xFF02 \& 0xFF01 = 0xFF00$
12	1000000010001111	shl x8, 2	$x8 = 0xFF00 \ll 2 = 0xFC00$
13	00000000000011001	ret	$PC = x1 = 3$
3	0000000000000000	halt	Enable = 0, Program stops

In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the program was confirmed to function correctly.









## Appendix A Top-level Component Code

```
1 module control_and_datapath(clk, reset, inr, readBus, outvalue, result,
2                               MemR, MemW, R02);
3 //readBus will contain data read from data memory
4 //result, MemR, MemW, and R02 will be outputted to data memory
5     input clk;
6     input [3:0] inr;
7     input reset;
8     input [15:0] readBus;
9     output [15:0] outvalue, R02, result;
10    output MemW, MemR;
11
12    wire [15:0] pc_in, pc_out;
13    wire [15:0] instr, ExOut, R01, alu_b, WriteData, add1_r, add2_r, MovOut,
14              R1, R2, RD;
15    wire [1:0] SignOp, MuxC0, MuxC1, MuxC2, MuxC3, MuxC4, MuxC5;
16    wire MovOp, RegW, enable;
17    wire [2:0] BrOp;
18    wire [3:0] ALUOp;
19
20    pc PC (enable, reset, clk, pc_in, pc_out);
21    adder ADD1 (enable, reset, 1, pc_out, add1_r);
22
23    instr_mem INSTR (enable, pc_out[9:0], instr);
24
25    control CON (reset, instr[3:0], instr[4], instr[9:8], instr[5:4], RegW,
26               MemR, MemW, enable, BrOp, ALUOp, MovOp, SignOp, MuxC0,
27               MuxC1, MuxC2, MuxC3, MuxC4);
28
29    mux_4to1 C0 (enable, MuxC0, instr[15:12], instr[7:4], 1, 0, R1);
30    mux_4to1 C1 (enable, MuxC1, 0, instr[11:8], instr[15:12],
31               instr[7:4], R2);
32    mux_4to1 C2 (enable, MuxC2, instr[7:4], instr[15:12], 1, 0, RD);
33
34    sign_ext SIGN (enable, reset, SignOp, instr[15:6], instr[7:4],
35                 instr[11:6], instr[15:8], ExOut);
36    adder ADD2 (enable, reset, ExOut, pc_out, add2_r);
37    mov_ext MOV (enable, reset, MovOp, instr[15:8], MovOut);
38
39    reg_file REG (enable, reset, clk, inr, R1[3:0], R2[3:0], RD[3:0],
40                 RegW, WriteData, R01, R02, outvalue);
```

```
41
42     mux_4to1 C3 (enable, MuxC3, R02, ExOut, MovOut, 0, alu_b);
43
44     alu ALU (enable, reset, ALUOp, R01, alu_b, result, neg, zero, overflow);
45
46     branch_control BRC (reset, BrOp, neg, zero, MuxC5);
47
48     mux_4to1 C4 (enable, MuxC4, result, readBus, add1_r, 0, WriteData);
49     mux_4to1 C5 (enable, MuxC5, add1_r, result, add2_r, 0, pc_in);
50 endmodule
```