


# 1 Overview

- ## 2 Test Program

Page 1 of 13



instructions can be seen below.

```
Assembly:      movu x5, 1
                addi x5, 1
                movl x6, 5
                str x5, x6
                jmp func
                halt

func:  ld x7, x5
        addr x8, x7, x6
        subr x9, x8, x6
        bne x0, x9, b1
        addr x9, x0, x0
b1:     nand x10, x0, x0
        andr x10, x10, x0
        orr x10, x10, x9
        beq x10, x0, b2
        shl x8, 2
b2:     sal x8, 2
        bgt x8, x0, b3
        addr x8, x0, x0
b4:     addr x9, x0, x0
b3:     shr x8, 1
        sar x8, 1
        blt x8, x0, b4
        ret
```


Machine Code: 0000000101010111  
0000000101010110  
0000010101101000  
0110000101011110  
0000000101001001  
0000000000000000  
0000000000000000  
0000000000000000  
0000000000000000  
0101001001111110  
0111011010000001  
1000011010010101  
0000100100101011  
0000000010010001  
0000000010100011  
1010000010100010  
1010100110100100  
1010000000101010  
1000000010001111  
1000000010101111  
1000000000111100  
0000000010000001  
0000000010010001  
1000000001011111  
1000000001111111  
10000000011001101  
0000000000011001


The table below details the expected results for each instruction.


Instr. Addr.	Binary	Instr.	Expected Result
0	0000000101010111	movu x5, 1	$x5[15:8] = 0x01$
1	0000000101010110	addi x5, 1	$x5 = 0x0100 + 1 = 0x0101$
2	0000010101101000	movl x6, 5	$x6[7:0] = 0x05$
3	0110000101011110	str x5, x6	$data[x5] = x6$
4	0000000101001001	jmp func	$x1 = 0x5, PC = PC + 5 = 0x9$
9	0101001001111110	ld x7, x5	$x7 = data[x5] = 0x5$
10	0111011010000001	addr x8, x7, x6	$x8 = 0x5 + 0x5 = 0xA$
11	1000011010010101	subr x9, x8, x6	$x9 = 0xA - 0x5 = 0x5$
12	0000100100101011	bne x0, x9, 2	Branch Taken, $PC = PC + 2 = 0xE$
14	0000000010100011	nand x10, x0, x0	$x10 = x0 \sim \& x0 = 0xFFFF$
15	1010000010100010	andr x10, x10, x0	$x10 = 0xFFFF \& 0x0 = 0$
16	1010100110100100	orr x10, x10, x9	$x10 = 0x0 \mid 0x5 = 0x5$
17	1010000000101010	beq x10, x0, 2	Branch Not Taken, $PC = PC + 1 = 0x12$
18	1000000010001111	shl x8, 2	$x8 = 0xA \ll 2 = 0x28$
19	1000000010101111	sal x8, 2	$x8 = 0x28 \lll 2 = 0xA0$
20	1000000000111100	bgt x8, x0, 3	Branch Taken, $PC = PC + 3 = 0x17$
23	1000000001011111	shr x8, 1	$x8 = 0xA0 \gg 1 = 0x50$
24	1000000001111111	sar x8, 1	$x8 = 0x50 \ggg 1 = 0x28$
25	1000000011001101	blt x8, x0, -4	Branch Not Taken, $PC = PC + 1 = 0x1A$
26	0000000000011001	ret	$PC = x1 = 0x5$
5	0000000000000000	halt	Enable = 0, Program stops


In the simulation, the instructions above were placed into the instruction memory. The resulting simulation waveform can be seen below.

The simulation waveform was observed to match the expected results in the above table. Thus, the program was confirmed to function correctly.




















## Appendix A Component Code

### A.1 Top-level Component Code

```
1 module top_CPU(clk, reset, inr, outvalue);
2     input clk;
3     input [3:0] inr;
4     input reset;
5     output [15:0] outvalue;
6
7     wire [15:0] pc_in, pc_out, readBus, R02, result;
8     wire [15:0] instr, ExOut, R01, alu_b, WriteData, add1_r, add2_r, MovOut,
9         R1, R2, RD;
10    wire [1:0] SignOp, MuxC0, MuxC1, MuxC2, MuxC3, MuxC4, MuxC5;
11    wire MovOp, RegW, enable, MemW, MemR;
12    wire [2:0] BrOp;
13    wire [3:0] ALUOp;
14
15    instr_mem INSTR (enable, pc_out[9:0], instr);
16    data_mem DATA (MemW, MemR, result, R02, readBus);
17    control_and_datapath CAD (clk, reset, inr, readBus, outvalue, instr,
18        pc_out, result, R02, MemW, MemR, enable);
19 endmodule
```

### A.2 Instruction Memory

```
1 module instr_mem(enable, pc, out);
2     input [9:0] pc;
3     output reg [15:0] out;
4     reg [15:0] instructions [999:0];
5     input enable;
6
7     initial
8     begin
9         $readmemb("instructions.mem", instructions);
10    end
11
12    always @ (pc)
13    begin
14        if (enable)
15            out = instructions[pc];
16    end
```

```
16     end
17 endmodule
```

### A.3 Data Memory

```
1 module data_mem(MemW, MemR, MemIn, WriteAddr, MemOut);
2     input MemW, MemR;
3     input [15:0] MemIn, WriteAddr;
4     output reg [15:0] MemOut;
5     reg [15:0] data [999:0];
6
7     integer i;
8     initial
9     begin
10         for (i=0;i<=999;i=i+1)
11             data[i] = 0;
12     end
13
14     always @ (MemW or MemR or MemIn or WriteAddr)
15     begin
16         if(MemW)
17             data[WriteAddr[9:0]] <= MemIn;
18         if(MemR)
19             MemOut <= data[MemIn[9:0]];
20         else
21             MemOut <= 0;
22     end
23 endmodule
```