Datapath and Control Unit Implementation

1 Overview

- Each unique component of the datapath and the control unit was designed using Verilog.
- The control unit and datapath components were thoroughly simulated.
- For each component, annotated simulation results are provided.
- All Verilog component code can be seen in Appendix A.
- All test-bench code can be seen in Appendix B.

2 Components


In the sections below, each component of the datapath is described and the its simulation results are discussed.

2.1 Register File

The register file is a multi-port memory array that contains the values of all the registers. The register file accepts three 4-bit inputs, which denote the two registers to be read (R1 and R2) and the register to be written to (RD). It also has a 1-bit write enable (RegW) that controls when a register is written to. The register file also has a 16-bit write data input (WriteData), which contains the value to be written to a register if needed. The register then outputs two 16-bit values (RO1 and RO2), which are the contents of the two registers selected to read.

Inputs: R1 (4-bits), R2 (4-bits), RD (4-bits), RegW (1-bit), WriteData (16-bits) Outputs: RO1 (16-bits), RO2 (16-bits)

In the simulation, a value was written to each register, then each register was read. The simulation results did match the expected output. The simulation waveform and console output can be seen below.



Page 2 of 33

Zachary Leggett						CPU DESIGN: PART THREE			Elec-5200				
R1:	0	ъ2.	1	DD.	0	PecW.	1	WriteData:	0	RO1:	v	RO2:	×
		R2:		RD:		_							
R1:		R2:		RD:				WriteData:		RO1:		RO2:	x
R1:		R2:		RD:		_		WriteData:		RO1:		RO2:	1
R1:	ο,	R2:	1,	RD:	3,	RegW:	1,	WriteData:	3,	RO1:	0,	RO2:	
R1:	Ο,	R2:	1,	RD:	4,	RegW:	1,	WriteData:	4,	RO1:	0,	RO2:	1
R1:	ο,	R2:	1,	RD:	5,	RegW:	1,	WriteData:	5,	RO1:	0,	RO2:	1
R1:	Ο,	R2:	1,	RD:	6,	RegW:	1,	WriteData:	6,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	7,	RegW:	1,	WriteData:	7,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	8,	RegW:	1,	WriteData:	8,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	9,	RegW:	1,	WriteData:	9,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	10,	RegW:	1,	WriteData:	10,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	11,	RegW:	1,	WriteData:	11,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	12,	RegW:	1,	WriteData:	12,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	13,	RegW:	1,	WriteData:	13,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	14,	RegW:	1,	WriteData:	14,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	15,	RegW:	1,	WriteData:	15,	RO1:	0,	RO2:	1
R1:	0,	R2:	1,	RD:	15,	RegW:	0,	WriteData:	15,	RO1:	0,	RO2:	1
R1:	2,	R2:	3,	RD:	15,	RegW:	0,	WriteData:	15,	RO1:	2,	RO2:	3
R1:	4,	R2:	5,	RD:	15,	RegW:	0,	WriteData:	15,	RO1:	4,	RO2:	5
R1:	6,	R2:	7,	RD:	15,	RegW:	0,	WriteData:	15,	RO1:	6,	RO2:	7
R1:	8,	R2:	9,	RD:	15,	RegW:	0,	WriteData:	15,	RO1:	8,	RO2:	9
R1:	10,	R2:	11,	RD:	15,	RegW:	Ο,	WriteData:	15,	RO1:	10,	RO2:	11
R1:	12,	R2:	13,	RD:	15,	RegW:	Ο,	WriteData:	15,	RO1:	12,	RO2:	13
R1:	14,	R2:	15,	RD:	15,	RegW:	Ο,	WriteData:	15,	RO1:	14,	RO2:	15

2.2 ALU


The arithmetic logic unit (ALU) can perform a variety of arithmetic operations. The ALU accepts two 16-bit inputs (A and B), which are the values used in the arithmetic operation. A 4-bit input control signal (ALUOp) indicates what operation is to be performed. The ALU then outputs the 16-bit result (R). It also has three 1-bit output flags: Negative (N), Overflow (O), and Zero (Z).

Inputs: A (16-bits), B (16-bits), ALUOp (4-bits) Outputs: R (16-bits), O (1-bit), N (1-bit), Z (1-bit)

The ALU operations can be seen in the table below.

ALUOp	Operation
0000	Nothing
0001	Add
0010	AND
0011	NAND
0100	OR
0101	Subtract
0110	Logical Left Shift
0111	Arithmetic Left Shift
1000	Logical Right Shift
1001	Arithmetic Right Shift

In the simulation, each ALU operation was tested. Each operation result was as expected. The flag functionality was also tested. The negative, zero, and overflow flags did function correctly. The simulation waveform and console output can be seen below.



Page 4 of 33

Zachary Leggett	CPU Design: Part Three	Elec-5200
-----------------	------------------------	-----------


```
ALUOp: 1, Input A:
                     0, Input B:
                                  0, Result: 0, Negative: 0, Zero: 1, Overflow: 0
                    43, Input B: 25, Result: 68, Negative: 0, Zero: 0, Overflow: 0
ALUOp: 1, Input A:
                    43, Input B: 25, Result: 9, Negative: 0, Zero: 0, Overflow: 0
ALUOp: 2, Input A:
                    43, Input B: 25, Result: 65526, Negative: 1, Zero: 0, Overflow: 0
ALUOp: 3, Input A:
ALUOp: 4, Input A:
                     43, Input B: 25, Result: 59, Negative: 0, Zero: 0, Overflow: 0
                     43, Input B: 25, Result: 18, Negative: 0, Zero: 0, Overflow: 0
ALUOp: 5, Input A:
ALUOp: 1, Input A: 32767, Input B: 32767, Result: 65534, Negative: 1, Zero: 0, Overflow: 1
ALUOp: 5, Input A: 32767, Input B: 65535, Result: 32768, Negative: 1, Zero: 0, Overflow: 1
ALUOp: 5, Input A: 200, Input B: 200, Result: 0, Negative: 0, Zero: 1, Overflow: 0
ALUOp: 6, Input A: 60, Input B: 2, Result: 240, Negative: 0, Zero: 0, Overflow: 0
ALUOp: 7, Input A:
                   60, Input B:
                                  2, Result: 240, Negative: 0, Zero: 0, Overflow: 0
ALUOp: 8, Input A:
                   60, Input B:
                                  2, Result: 15, Negative: 0, Zero: 0, Overflow: 0
ALUOp: 9, Input A: 60, Input B:
                                  2, Result: 15, Negative: 0, Zero: 0, Overflow: 0
ALUOp: 6, Input A: 65476, Input B:
                                  2, Result: 65296, Negative: 1, Zero: 0, Overflow: 0
ALUOp: 7, Input A: 65476, Input B:
                                  2, Result: 65296, Negative: 1, Zero: 0, Overflow: 0
ALUOp: 8, Input A: 65476, Input B: 2, Result: 16369, Negative: 0, Zero: 0, Overflow: 0
ALUOp: 9, Input A: 65476, Input B: 2, Result: 65521, Negative: 1, Zero: 0, Overflow: 0
ALUOp: 0, Input A: 65476, Input B: 2, Result: 65521, Negative: 1, Zero: 0, Overflow: 0
```

2.3 Sign Extender

The sign extender unit extends the sign bit of the input value. The sign extender can accept inputs of varying lengths: In0 (10-bits), In1 (4-bits), In2 (6-bits), and In3 (8-bits). It also has a 2-bit input select signal (SignOp), which determine which input should be extended. The extended value is then outputted as a 16-bit value (ExOut).

Inputs: In0 (10-bits), In1 (4-bits), In2 (6-bits), In3 (8-bits), SignOp (2-bits) Outputs: ExOut (16-bits)

In the simulation, various positive and negative numbers were tested. All of the possible input sizes were tested using both positive and negative numbers. The sign extender was observed to function as expected. The simulation waveform and console output can be seen below.



```
6, In2: 13, In3:
SignOp: 0, In0:
                 186, In1:
                                               37, ExOut:
                                                             186
SignOp: 1, In0:
                 186, In1:
                            6, In2: 13, In3:
                                               37, ExOut:
                                                               6
SignOp: 2, In0:
                 186, In1:
                            6, In2: 13, In3:
                                               37, ExOut:
                                                              13
SignOp: 3, In0:
                 186, In1:
                            6, In2: 13, In3:
                                               37, ExOut:
                                                              37
                 698, In1: 14, In2: 45, In3: 165, ExOut: 65210
SignOp: 0, In0:
                 698, In1: 14, In2: 45, In3: 165, ExOut: 65534
SignOp: 1, In0:
SignOp: 2, In0:
                 698, In1: 14, In2: 45, In3: 165, ExOut: 65517
                 698, In1: 14, In2: 45, In3: 165, ExOut: 65445
SignOp: 3, In0:
```


2.4 Move Extender

The move extender is used for the move lower (movl) and mov upper (movu) instructions. It accepts an 8-bit input (MovIn) and a 1-bit control signal (MovOp). The move extender will place 8 0's to either the bottom or top of the 8-bit input depending on MovOp. The 16-bit value will then be outputted (MovOut).

Inputs: MovIn (8-bits), MovOp (1-bit)

Outputs: MovOut (16-bits)

In the simulation, various values were tested using both MovOp signals. The move extender was observed to function as expected. The simulation waveform and console output can be seen below.



MovOp: 0, MovIn: 255, MovOut: 65280

MovOp: 1, MovIn: 255, MovOut: 255

MovOp: 0, MovIn: 1, MovOut: 256


MovOp: 1, MovIn: 1, MovOut: 1

2.5 Adder

There are two adders used in addition to the ALU. Both adders accept two 16-bits inputs (A and B) and output a 16-bit value (Result).

Inputs: A (16-bits), B (16-bits)
Outputs: Result (16-bits)

In the simulation, various input values were used. The adder did produce the correct result for each of the different input values. The simulation waveform and console output can be seen below.



Input A: 0, Input B: 0, Result: 0 10, Input B: 20, Result: Input A: 30 Input A: 13000, Input B: 20000, Result: 33000 8000, Result: 16000, Input B: 24000 Input A: Input A: 42000, Input B: 69, Result: 42069

2.6 Control Unit

The control unit receives the opcode, LS, R, and AD bits from the instruction memory and sets control signals for the other datapath components in order to execute the proper instruction. The opcode identifies the instruction, LS is used to differentiate load and store, R differentiates jump and return, and AD indicates the direction and arithmetic of shifts. The control unit then outputs: register write enable (RegW), memory read enable (MemR), memory write enable (MemW), branch logic control (BrOp), ALU logic control (ALUOp), move extender control (MovOp), sign extender control (SignOp), and multiplexer control signals (MuxC0 - MuxC4).

Inputs: opcode (4-bits), LS (2-bits), R (1-bit), AD (2-bits)


Outputs: RegW (1-bit), MemR (1-bit), MemW (1-bit), BrOp (3-bits), ALUOp (4-bits), MovOp (1-bit), SignOp (2-bits), MuxC0 (2-bits), MuxC0 (2-bits), MuxC1 (2-bits), MuxC2 (2-bits), MuxC3 (2-bits), MuxC4 (2-bits)


The truth tables for the control unit can be seen below.

I	npu	ts		Outputs							
opcode	\mathbf{R}	LS	AD	RegW	MemR	MemW	BrOp	ALUOp	MovOp	SignOp	
0001	X	X	X	1	0	0	000	0001	X	X	
0010	X	X	X	1	0	0	000	0010	X	X	
0011	X	X	X	1	0	0	000	0011	X	X	
0100	X	X	X	1	0	0	000	0100	X	X	
0101	X	X	X	1	0	0	000	0101	X	X	
0110	X	X	X	1	0	0	000	0001	X	11	
0111	X	X	X	1	0	0	000	0100	0	X	
1000	X	X	X	1	0	0	000	0100	1	X	
1001	0	X	X	1	0	0	001	0000	X	00	
1001	1	X	X	0	0	0	110	0001	X	X	
1010	X	X	X	0	0	0	010	0101	X	01	
1011	X	X	X	0	0	0	011	0101	X	01	
1100	X	X	X	0	0	0	100	0101	X	01	
1101	X	X	X	0	0	0	101	0101	X	01	
1110	X	10	X	1	1	0	000	0001	X	X	
1110	X	01	X	0	0	1	000	0001	X	X	
1111	X	X	00	1	0	0	000	0110	X	10	
1111	X	X	10	1	0	0	000	0111	X	10	
1111	X	X	01	1	0	0	000	1000	X	10	
1111	X	X	11	1	0	0	000	1001	X	10	
0000	X	X	X	X	X	X	X	X	X	X	

I	npu	ts		Outputs						
opcode	opcode R LS		AD	MuxC0	MuxC1	MuxC2	MuxC3	MuxC4		
0001	X	X	X	00	01	00	00	00		
0010	X	X	X	00	01	00	00	00		
0011	X	X	X	00	01	00	00	00		
0100	X	X	X	00	01	00	00	00		
0101	X	X	X	00	01	00	00	00		
0110	X	X	X	01	X	00	01	00		
0111	X	X	X	01	X	00	10	00		
1000	X	X	X	01	X	00	10	00		
1001	0	X	X	X	X	10	X	10		
1001	1	X	X	10	00	X	00	X		
1010	X	X	X	00	01	X	00	X		
1011	X	X	X	00	01	X	00	X		
1100	X	X	X	00	01	X	00	X		
1101	X	X	X	00	01	X	00	X		
1110	X	10	X	00	00	00	00	01		
1110	X	01	X	01	00	X	00	X		
1111	X	X	00	00	X	01	01	00		
1111	X	X	10	00	X	01	01	00		
1111	X	X	01	00	X	01	01	00		
1111	X	X	11	00	X	01	01	00		
0000	X	X	X	X	X	X	X	X		

In the simulation, each opcode was tested along with the R, LS, and AD fields. The control unit did produce the output described in the above truth tables. The simulation waveform and console output can be seen below.





2.7 Branch Control Unit

The branch control unit controls whether a branch or jump is taken. The branch control unit receives a branch logic control (BrOp) signal from the main control unit, which identifies what type of branch or jump is being evaluated. It also accepts the negative (N) and Zero (Z) flags from the ALU to determine whether or not a branch should be taken. The branch control unit then outputs the mux 5 control signal (MuxC5), which determines what value is loaded into the PC.


Inputs: BrOp (3-bits), N (1-bit), Z (1-bit)

Outputs: MuxC5 (2-bits)

The truth table for the branch control unit can be seen below.

Input	Outputs		
BranchOp	N	\mathbf{Z}	MuxC5
000	X	X	00
001	X	X	10
110	X	X	01
010	X	1	10
010	X	0	00
011	X	0	10
011	X	1	00
100	0	0	10
100	1	X	00
101	1	0	10
101	0	X	00

In the simulation, each BrOp signal was tested along with various N and Z flags. The branch control unit did produce the output described in the above truth table. The simulation waveform and console output can be seen below.




```
BrOp: 0, Negative: 0, Zero: 0, MuxC5(output): 0
BrOp: 1, Negative: 0, Zero: 0, MuxC5(output): 2
BrOp: 6, Negative: 0, Zero: 0, MuxC5(output): 1
BrOp: 2, Negative: 0, Zero: 0, MuxC5(output): 0
BrOp: 2, Negative: 0, Zero: 1, MuxC5(output): 2
BrOp: 3, Negative: 0, Zero: 1, MuxC5(output): 0
BrOp: 3, Negative: 0, Zero: 0, MuxC5(output): 2
BrOp: 4, Negative: 0, Zero: 0, MuxC5(output): 2
BrOp: 4, Negative: 1, Zero: 0, MuxC5(output): 0
BrOp: 5, Negative: 1, Zero: 0, MuxC5(output): 0
BrOp: 5, Negative: 0, Zero: 0, MuxC5(output): 0
```

2.8 4-to-1 Multiplexer

Several 4-to-1 multiplexers are used throughout the datapath to select one output from multiple inputs. The multiplexers used throughout the datapath are listed below. Each multiplexer has a control signal (MuxC#) from the control unit, which selects what input to pass.

In the simulation, various control signals were used to pass each of the four inputs. The multiplexer was observed to work correctly. The simulation waveform and console


output can be seen below.



2.9 Program Counter

The program counter is a 10-bit register that holds the address of the next instruction. The PC will be updated when the positive edge of the clock is detected. This change will then trigger changes in all the other datapath components in order to execute the desired instruction.

In the simulation, various inputs were used along with a clock signal. The PC was observed to only update when the positive edge of the clock was detected. Thus, the PC performed correctly. The simulation waveform and console output can be seen below.



Clock: 0, In: 682, Out: x
Clock: 1, In: 682, Out: 682
Clock: 0, In: 1023, Out: 682
Clock: 1, In: 1023, Out: 1023
Clock: 0, In: 0, Out: 1023
Clock: 1, In: 0, Out: 0
Clock: 0, In: 0, Out: 0

Appendix A Component Code

A.1 Register File

```
module reg_file(R1, R2, RD, RegW, WriteData, R01, R02);
       input [3:0] R1;
       input [3:0] R2;
       input [3:0] RD;
       input RegW;
       input [15:0] WriteData;
       output reg [15:0] RO1;
       output reg [15:0] RO2;
       reg [15:0] regs [15:0];
10
       always @ (R1 or R2 or RD or RegW or WriteData)
11
       begin
12
           if (RegW == 1)
13
               regs[RD] <= WriteData;</pre>
14
           RO1 <= regs[R1];
           RO2 \le regs[R2];
17
       end
  endmodule
```

A.2 ALU

```
module alu(ALUOp, a, b, r, n, z, o);
      input [3:0] ALUOp;
      input signed [15:0] a;
      input signed [15:0] b;
      output reg [15:0] r;
       output reg n, z, o;
      always 0*
      begin
9
           n = 0;
10
           z = 0;
11
           o = 0;
12
           case (ALUOp)
               4'b0000: r = r;
               4'b0001: begin
15
                            r = a + b; o = (a[15] ^ b[15]) ? 0:(r[15] ^ a[15]);
16
```

```
end
17
                4'b0010: r = a \& b;
18
                4'b0011: r = (a \& b);
19
                4'b0100: r = a | b;
20
                4'b0101: begin
21
                             r = a - b; o = (a[15] ^ b[15]) ? (r[15] ^ b[15]):0;
22
                          end
                4'b0110: r = a << b;
                4'b0111: r = a <<< b;
25
                4'b1000: r = a >> b;
26
                4'b1001: r = a >>> b;
27
                default: r = 0;
28
           endcase
29
           n = (r[15] == 1'b1) ? 1:0;
           z = (r == 0) ? 1:0;
       end
  endmodule
```

A.3 Sign Extender

```
module sign_ext(SignOp, InO, In1, In2, In3, ExOut);
      input [1:0] SignOp;
      input [9:0] In0;
      input [3:0] In1;
      input [5:0] In2;
      input [7:0] In3;
      output reg [15:0] ExOut;
      always @ (SignOp or InO or In1 or In2 or In3)
      begin
10
           case (SignOp)
11
               2'b00: ExOut = { {6{In0[9]}}, In0 };
12
               2'b01: ExOut = { {12{In1[3]}}, In1 };
               2'b10: ExOut = { {10{In2[5]}}, In2 };
               2'b11: ExOut = { {8{In3[7]}}, In3 };
           endcase
16
      end
17
  endmodule
```

A.4 Move Extender

```
module mov_ext(MovOp, MovIn, MovOut);
      input MovOp;
2
      input [7:0] MovIn;
      output reg [15:0] MovOut;
      always @ (MovOp or MovIn)
      begin
           if (MovOp == 0)
8
               MovOut = { MovIn, {8{1'b0}} };
           else if (MovOp == 1)
10
               MovOut = { {8{1'b0}}, MovIn };
11
      end
  endmodule
```

A.5 Adder

A.6 Control Unit

```
10
11
       always @ (op or r or ls or ad)
       begin
12
            case(op)
13
                4'b0001: begin
14
                          RegW <= 1'b1;
15
                          MemR <= 1'b0;
16
                          MemW <= 1'b0;
17
                          BrOp <= 3'b000;
18
                          ALUOp <= 4'b0001;
19
                          MuxC0 <= 2'b00;
20
                          MuxC1 <= 2'b01;
21
                          MuxC2 <= 2'b00;
22
                          MuxC3 <= 2'b00;
23
                          MuxC4 <= 2'b00;
                        end
25
                4'b0010: begin
26
                          RegW <= 1'b1;
27
                          MemR <= 1'b0;
28
                          MemW <= 1'b0;
29
                          BrOp <= 3'b000;
30
                          ALUOp <= 4'b0010;
31
                          MuxC0 <= 2'b00;
32
                          MuxC1 <= 2'b01;
33
                          MuxC2 <= 2'b00;
34
                          MuxC3 <= 2'b00;
35
                          MuxC4 <= 2'b00;
36
                        end
37
                4'b0011: begin
                          RegW <= 1'b1;
39
                          MemR <= 1'b0;
40
                          MemW <= 1,b0;
41
                          BrOp <= 3'b000;
42
                          ALUOp <= 4'b0011;
43
                          MuxC0 <= 2'b00;
44
                          MuxC1 <= 2'b01;
45
                          MuxC2 <= 2'b00;
^{46}
                          MuxC3 <= 2'b00;
47
                          MuxC4 <= 2'b00;
48
                       end
49
                4'b0100: begin
50
                          RegW <= 1'b1;
51
```

```
MemR <= 1'b0;
52
                          MemW <= 1'b0;
53
                          BrOp <= 3'b000;
54
                          ALUOp <= 4'b0100;
55
                          MuxCO <= 2,b00;
56
                          MuxC1 <= 2'b01;
57
                          MuxC2 <= 2'b00;
                          MuxC3 <= 2'b00;
59
                          MuxC4 <= 2'b00;
60
                        end
61
                4'b0101: begin
62
                          RegW <= 1'b1;
63
                          MemR <= 1'b0;
64
                          MemW <= 1,b0;
                          BrOp <= 3'b000;
66
                          ALUOp <= 4'b0101;
67
                          MuxC0 <= 2'b00;
68
                          MuxC1 <= 2'b01;
69
                          MuxC2 <= 2'b00;
70
                          MuxC3 <= 2'b00;
71
                          MuxC4 <= 2'b00;
72
                       end
                4'b0110: begin
74
                          RegW <= 1'b1;
75
                          MemR <= 1'b0;
76
                          MemW <= 1'b0;
77
                          BrOp <= 3'b000;
78
                          ALUOp <= 4'b0001;
79
                          SignOp <= 2'b11;
                          MuxC0 <= 2'b01;
81
                          MuxC2 <= 2'b00;
82
                          MuxC3 <= 2'b01;
83
                          MuxC4 <= 2'b00;
84
                       end
85
                4'b0111: begin
86
                          RegW <= 1'b1;
87
                          MemR <= 1'b0;
                          MemW <= 1'b0;
89
                          BrOp <= 3'b000;
90
                          ALUOp <= 4'b0100;
91
                          MovOp <= 1'b0;
92
                          MuxC0 <= 2'b01;
93
```

```
MuxC2 <= 2'b00;
94
                           MuxC3 <= 2'b10;
95
                           MuxC4 <= 2'b00;
96
                         end
97
                  4'b1000: begin
98
                           RegW <= 1'b1;
99
                           MemR <= 1'b0;
100
                           MemW <= 1'b0;
101
                           BrOp <= 3'b000;
102
                           ALUOp <= 4'b0100;
103
                           MovOp <= 1,b1;
104
                           MuxC0 <= 2'b01;
105
                           MuxC2 <= 2'b00;
106
                           MuxC3 <= 2'b10;
107
                           MuxC4 <= 2'b00;
108
                         end
109
                  4'b1001: begin
110
                           if (r == 1, b0)
111
                           begin
112
                                RegW <= 1'b1;
113
                                MemR <= 1'b0;
114
                                MemW <= 1'b0;
115
                                BrOp <= 3'b001;
116
                                ALUOp <= 4'b0000;
117
                                SignOp <= 2'b00;
118
                                MuxC2 <= 2'b10;
119
                                MuxC4 <= 2'b10;
120
                           end
121
                           else if (r == 1,b1)
122
                           begin
123
                                RegW <= 1'b0;
124
                                MemR <= 1,b0;
125
                                MemW <= 1'b0;
126
                                BrOp <= 3'b110;
127
                                ALUOp <= 4'b0001;
128
                                MuxC0 <= 2'b10;
129
                                MuxC1 <= 2'b00;
130
                                MuxC3 <= 2'b00;
131
                           end
132
                         end
133
                  4'b1010: begin
134
                           RegW \leq 1'b0;
135
```

```
MemR <= 1'b0;
136
137
                           MemW <= 1'b0;
                           BrOp <= 3'b010;
138
                           ALUOp <= 4'b0101;
139
                           SignOp <= 2'b01;
140
                           MuxC0 <= 2'b00;
141
                           MuxC1 <= 2'b01;
142
                           MuxC3 <= 2'b00;
143
                         end
144
                  4'b1011: begin
145
                           RegW <= 1'b0;
146
                           MemR <= 1'b0;
147
                           MemW <= 1'b0;
148
                           BrOp <= 3'b011;
149
                           ALUOp <= 4'b0101;
150
                           SignOp <= 2'b01;
151
                           MuxC0 <= 2'b00;
152
                           MuxC1 <= 2'b01;
153
                           MuxC3 <= 2'b00;
154
                         end
155
                  4'b1100: begin
156
                           RegW <= 1'b1;
157
                           MemR <= 1'b0;
158
                           MemW <= 1'b0;
159
                           BrOp <= 3'b100;
160
                           ALUOp <= 4'b0101;
161
                           SignOp <= 2'b01;
162
                           MuxC0 <= 2'b00;
163
                           MuxC1 <= 2'b01;
164
                           MuxC3 <= 2'b00;
165
                         end
166
                  4'b1101: begin
167
                           RegW <= 1'b0;
168
                           MemR <= 1'b0;
169
                           MemW <= 1'b0;
170
                           BrOp <= 3'b101;
171
                           ALUOp <= 4'b0101;
172
                           SignOp <= 2'b01;
173
                           MuxC0 <= 2'b00;
174
                           MuxC1 <= 2'b01;
175
                           MuxC3 <= 2'b00;
176
                         end
177
```

```
4'b1110: begin
178
                           if (ls == 2'b10)
179
                           begin
180
                                RegW <= 1'b1;
181
                                MemR <= 1'b1;
182
                                MemW <= 1,b0;
183
                                BrOp <= 3'b000;
184
                                ALUOp <= 4'b0001;
185
                                MuxC0 <= 2'b00;
186
                                MuxC1 <= 2'b00;
187
                                MuxC2 <= 2'b00;
188
                                MuxC3 <= 2'b00;
189
                                MuxC4 <= 2'b01;
190
                           end
191
                           else if (ls == 2,b01)
192
                           begin
193
                                RegW \leq 1'b0;
194
                                MemR <= 1'b0;
195
                                MemW <= 1'b1;
196
                                BrOp <= 3'b000;
197
                                ALUOp <= 4'b0001;
198
                                MuxC0 <= 2'b01;
199
                                MuxC1 <= 2'b00;
200
                                MuxC3 <= 2'b00;
201
                           end
202
                         end
203
                  4'b1111: begin
204
                           if (ad == 2,b00)
205
                           begin
206
                                RegW <= 1'b1;
207
                                MemR <= 1'b0;
208
                                MemW <= 1'b0;
209
                                BrOp <= 3'b000;
210
                                ALUOp <= 4'b0110;
211
                                SignOp <= 2'b10;
212
                                MuxC0 <= 2'b00;
213
                                MuxC2 <= 2'b01;
214
                                MuxC3 <= 2'b01;
215
                                MuxC4 <= 2'b00;
216
                           end
217
                           else if (ad == 2'b10)
218
                           begin
219
```

```
RegW <= 1'b1;
220
221
                                MemR <= 1'b0;
                                MemW <= 1'b0;
222
                                BrOp <= 3'b000;
223
                                ALUOp <= 4'b0111;
224
                                SignOp <= 2'b10;
225
                                MuxCO <= 2'b00;
226
                                MuxC2 <= 2'b01;
227
                                MuxC3 <= 2'b01;
228
                                MuxC4 <= 2'b00;
229
                           end
230
                           else if (ad == 2'b01)
231
                           begin
232
                                RegW <= 1'b1;
233
                                MemR <= 1'b0;
234
                                MemW <= 1'b0;
235
                                BrOp <= 3'b000;
236
                                ALUOp <= 4'b1000;
237
                                SignOp <= 2'b10;
238
                                MuxC0 <= 2'b00;
239
                                MuxC2 <= 2'b01;
240
                                MuxC3 <= 2'b01;
241
                                MuxC4 <= 2'b00;
242
                           end
243
                           else if (ad == 2'b11)
244
                           begin
245
                                RegW <= 1'b1;
246
                                MemR <= 1'b0;
247
                                MemW <= 1'b0;
248
                                BrOp <= 3'b000;
249
                                ALUOp <= 4'b1001;
250
                                SignOp <= 2'b10;
251
                                MuxC0 <= 2'b00;
252
                                MuxC2 <= 2'b01;
253
                                MuxC3 <= 2'b01;
254
                                MuxC4 <= 2'b00;
255
                           end
256
                         end
257
             endcase
258
        end
259
260
   endmodule
```

A.7 Branch Control Unit

```
module branch_control(BrOp, neg, zero, muxc5);
       input [2:0] BrOp;
       input neg;
      input zero;
       output reg [1:0] muxc5;
       always @ (BrOp, neg, zero)
      begin
8
           case(BrOp)
               3'b000: muxc5 = 2'b00;
10
               3'b001: muxc5 = 2'b10;
11
               3'b110: muxc5 = 2'b01;
12
               3'b010: muxc5 = (zero == 1'b1) ? 2'b10:2'b00;
13
               3'b011: muxc5 = (zero == 1'b1) ? 2'b00:2'b10;
14
               3'b100: muxc5 = (neg == 1'b1) ? 2'b00:2'b10;
15
               3'b101: muxc5 = (neg == 1'b1) ? 2'b10:2'b00;
16
           endcase
17
       end
18
  endmodule
```

A.8 4-to-1 Multiplexer

```
module mux_4to1(control, a, b, c, d, out);
       input [1:0] control;
       input [15:0] a;
       input [15:0] b;
       input [15:0] c;
       input [15:0] d;
       output reg [15:0] out;
       always @ (control or a or b or c or d)
       begin
10
           case (control)
11
               2'b00: out = a;
12
               2'b01: out = b;
13
               2'b10: out = c;
14
               2'b11: out = d;
15
           endcase
16
       end
```

18 endmodule

A.9 Program Counter

```
module pc(clk, in, out);
input clk;
input [9:0] in;
output reg [9:0] out;

always @ (posedge clk)
begin
out = in;
end
endmodule
```

Appendix B Test-bench Code

B.1 Register File

```
module reg_file_tb();
      reg [3:0] R1;
      reg [3:0] R2;
      reg [3:0] RD;
      reg RegW;
      reg [15:0] WriteData;
      wire [15:0] RO1;
      wire [15:0] RO2;
      reg_file REG (R1, R2, RD, RegW, WriteData, R01, R02);
10
11
      initial
12
      begin
13
           $monitor("R1: %d, R2: %d, RD: %d, RegW: %d, WriteData: %d,
14
                     RO1: %d, RO2: %d", R1, R2, RD, RegW, WriteData, RO1, RO2);
           RegW = 1; RD = 0; WriteData = 0; R1 = 0; R2 = 1;
16
           #10; RD = 1; WriteData = 1;
17
           #10; RD = 2; WriteData = 2;
18
           #10; RD = 3; WriteData = 3;
19
           #10; RD = 4; WriteData = 4;
20
```

```
#10; RD = 5; WriteData = 5;
21
22
           #10; RD = 6; WriteData = 6;
           #10; RD = 7; WriteData = 7;
23
           #10; RD = 8; WriteData = 8;
24
           #10; RD = 9; WriteData = 9;
25
           #10; RD = 10; WriteData = 10;
26
           #10; RD = 11; WriteData = 11;
27
           #10; RD = 12; WriteData = 12;
28
           #10; RD = 13; WriteData = 13;
29
           #10; RD = 14; WriteData = 14;
30
           #10; RD = 15; WriteData = 15;
31
           #10; RegW = 0; R1 = 0; R2 = 1;
32
           #10; R1 = 2; R2 = 3;
33
           #10; R1 = 4; R2 = 5;
           #10; R1 = 6; R2 = 7;
35
           #10; R1 = 8; R2 = 9;
36
           #10; R1 = 10; R2 = 11;
37
           #10; R1 = 12; R2 = 13;
38
           #10; R1 = 14; R2 = 15;
39
       end
40
  endmodule
```

B.2 ALU

```
module alu_tb();
      reg [3:0] ALUOp;
      reg [15:0] a;
      reg [15:0] b;
      wire [15:0] result;
      wire neg, zero, overflow;
       alu ALU1 (ALUOp, a, b, result, neg, zero, overflow);
       initial
11
      begin
           $monitor("ALUOp: %d, Input A: %d, Input B: %d, Result: %d,
12
                     Negative: %d, Zero: %d, Overflow: %d", ALUOp, a,
13
                     b, result, neg, zero, overflow);
14
           ALUOp = 4'b0001; a = 0; b = 0;
15
           #10; a = 43; b = 25;
16
           #10; ALUOp = 4'b0010;
17
```

```
#10; ALUOp = 4'b0011;
18
           #10; ALUOp = 4'b0100;
19
           #10; ALUOp = 4'b0101;
20
           #10; a = 16'b01111111111111111; b = 16'b01111111111111111;
21
           ALUOp = 4'b0001;
22
           #10; a = 16'b01111111111111111; b = 16'b111111111111111111;
23
           ALUOp = 4'b0101;
           #10; a = 200; b = 200; ALUOp = 4'b0101;
25
           #10; a = 60; b = 2; ALUOp = 4'b0110;
26
           #10; ALUOp = 4'b0111;
27
           #10; ALUOp = 4'b1000;
28
           #10; ALUOp = 4'b1001;
29
           #10; a = -60; b = 2; ALUOp = 4'b0110;
30
           #10; ALUOp = 4'b0111;
31
           #10; ALUOp = 4'b1000;
           #10; ALUOp = 4'b1001;
           #10; ALUOp = 4'b0000;
34
       end
  endmodule
```

B.3 Sign Extender

```
module sign_ext_tb();
      reg [1:0] SignOp;
      reg [9:0] In0;
      reg [3:0] In1;
      reg [5:0] In2;
      reg [7:0] In3;
6
      wire [15:0] ExOut;
      sign_ext SE (SignOp, InO, In1, In2, In3, ExOut);
9
10
      initial
11
      begin
           $monitor("SignOp: %d, In0: %d, In1: %d, In2: %d, In3: %d,
13
                      ExOut: %d", SignOp, InO, In1, In2, In3, ExOut);
14
           In0 = 10'b0010111010; In1 = 4'b0110; In2 = 6'b001101;
15
           In3 = 8'b00100101; SignOp = 0;
16
           #10; SignOp = 1;
17
           #10; SignOp = 2;
18
           #10; SignOp = 3;
```

```
#10; In0 = 10'b10101111010; In1 = 4'b1110; In2 = 6'b101101;
In3 = 8'b10100101; SignOp = 0;
#10; SignOp = 1;
#10; SignOp = 2;
#10; SignOp = 3;
end
endmodule
```

B.4 Move Extender

```
module mov_ext_tb();
      reg MovOp;
      reg [7:0] MovIn;
      wire [15:0] MovOut;
      mov_ext ME (MovOp, MovIn, MovOut);
      initial
      begin
           $monitor("MovOp: %d, MovIn: %d, MovOut: %d", MovOp, MovIn, MovOut);
10
           MovIn = 8'b111111111; MovOp = 0;
11
           #10; MovOp = 1;
12
           #10; MovIn = 1; MovOp = 0;
13
           #10; MovOp = 1;
14
15
       end
  endmodule
```

B.5 Adder

```
module adder_tb();
reg [15:0] a;
reg [15:0] b;
wire [15:0] result;

adder ADD (a, b, result);

initial
begin
monitor("Input A: %d, Input B: %d, Result: %d", a, b, result);
a = 0; b = 0;
```

```
#10; a = 10; b = 20;

#10; a = 13000; b = 20000;

#10; a = 16000; b = 8000;

#10; a = 42000; b = 69;

end

endmodule
```

B.6 Control Unit

```
module control_tb();
      reg [3:0] op;
      reg r;
      reg [1:0] ls, ad;
      wire [1:0] SignOp, MuxCO, MuxC1, MuxC2, MuxC3, MuxC4;
      wire MovOp, RegW, MemW, MemR;
      wire [2:0] BrOp;
      wire [3:0] ALUOp;
       control CON (op, r, ls, ad, RegW, MemR, MemW, BrOp, ALUOp, MovOp,
                     SignOp, MuxCO, MuxC1, MuxC2, MuxC3, MuxC4);
11
12
       initial
13
      begin
14
           $monitor("Opcode: %d, R Field: %d, LS Field: %d, AD Field: %d,
15
                      RegW: %d, MemR: %d, MemW: %d, BrOp: %d, ALUOp: %d,
16
                      MovOp: %d, SignOp: %d, MuxCO: %d, MuxC1: %d, MuxC2: %d,
                      MuxC3: %d, MuxC4: %d", op, r, ls, ad, RegW, MemR, MemW,
18
                      BrOp, ALUOp, MovOp, SignOp, MuxCO, MuxC1, MuxC2, MuxC3,
19
                      MuxC4);
20
           op = 4'b0001; r = 0; ls = 0; ad = 0;
21
           #10; op = 4'b0010;
22
           #10; op = 4'b0011;
23
           #10; op = 4'b0100;
24
           #10; op = 4'b0101;
           #10; op = 4'b0110;
26
           #10; op = 4'b0111;
27
           #10; op = 4'b1000;
28
           #10; op = 4'b1001;
29
           #10; r = 1; op = 4'b1001;
30
           #10; op = 4'b1010;
31
           #10; op = 4'b1011;
```

```
#10; op = 4'b1100;
33
           #10; op = 4'b1101;
34
           #10; ls = 2'b10; op = 4'b1110;
35
           #10; ls = 2'b01; op = 4'b1110;
36
           #10; op = 4'b1111;
37
           #10; ad = 2'b10; op = 4'b1111;
38
           #10; ad = 2'b01; op = 4'b1111;
           #10; ad = 2'b11; op = 4'b1111;
40
           #10; op = 4'b0000;
41
       end
42
  endmodule
```

B.7 Branch Control Unit

```
module branch_control_tb();
       reg [2:0] BrOp;
2
       reg neg;
3
       reg zero;
       wire [1:0] muxc5;
       branch_control BRC (BrOp, neg, zero, muxc5);
       initial
       begin
10
       $monitor("BrOp: %d, Negative: %d, Zero: %d, MuxC5(output): %d",
11
                 BrOp, neg, zero, muxc5);
       neg = 0; zero = 0; BrOp = 3'b000;
       #10; BrOp = 3'b001;
14
       #10; BrOp = 3'b110;
15
       #10; BrOp = 3'b010;
16
       #10; zero = 1; BrOp = 3'b010;
17
       #10; BrOp = 3'b011;
18
       #10; zero = 0; BrOp = 3'b011;
19
       #10; BrOp = 3'b100;
       #10; neg = 1; BrOp = 3'b100;
21
       #10; BrOp = 3'b101;
22
       #10; neg = 0; BrOp = 3'b101;
23
       end
24
  endmodule
```

B.8 4-to-1 Multiplexer

```
module mux_4to1_tb();
      reg [1:0] control;
      reg [15:0] a;
      reg [15:0] b;
      reg [15:0] c;
      reg [15:0] d;
      wire [15:0] out;
      mux_4to1 M1 (control, a, b, c, d, out);
10
      initial
11
      begin
12
           $monitor("Control: %d, Input A: %d, Input B: %d, Input C: %d,
                      Input D: %d, Output: %d", control, a, b, c, d, out);
14
           a = 1; b = 2; c = 3; d = 4; control = 0;
15
           #10; control = 1;
16
           #10; control = 2;
17
           #10; control = 3;
18
       end
  endmodule
```

B.9 Program Counter

```
module pc_tb();
       reg clk;
       reg [9:0] in;
       wire [9:0] out;
       pc PC1 (clk, in, out);
6
       initial
       begin
           $monitor("Clock: %d, In: %d, Out: %d", clk, in, out);
10
           in = 10'b1010101010; clk = 0;
11
           #10; in = 10'b1111111111;
12
           #10; in = 0;
13
       end
14
15
       always
```

```
begin
ls #5; clk = ~clk;
end
end endmodule
```