Zi Xuan Li

Professor Izidor Gertner

CS 211

October 23rd, 2022

Laboratory Exercise 5: Advanced MUX, Decoder, Encoder, and LPM Report

Objective:

• The objective of this lab was to apply everything that we learned about the Quartus application from the tutorials to build circuits such as the 8-bit 2:1 Mux, 5:1 Mux, 3-bit 5:1 Mux, 2:4 Decoder, 8:3 Encoder, and a Demultiplexer and verify correctness of said circuits using waveform simulations.

Functionality, Specifications, and Simulation:

I verified the correctness of each of the individual circuits with the truth table that was prescribed in the lab and in the circumstance that there was no truth table provided, I found a truth table of said circuit online to compare with the vector waveform output data to verify correctness.

• Part I.A (8-Bit 2 to 1 Mux)




Figure 1: The figure above is a screenshot of the 8-bit 2 to 1 Mux




Figure 2: The figure above is a screenshot of the circuit diagram of the 2 to 1 Mux being used in the 8-bit 2 to 1 Mux circuit.




Figure 3: The figure above is a screenshot of the vector waveform output file of the 8 bit 2 to 1

Mux circuit.

• Part I.B (5 to 1 Mux)




Figure 4: The figure above is a screenshot of the 1-bit 5 to 1 Mux circuit built using 2 to 1 Mux as a component. The simple 2 to 1 Mux component is the same component as figure 2.




Figure 5: The figure above is a screenshot of the vector waveform output file of the 1-bit 5 to 1 Mux circuit.

• Part I.C (3-bit 5 to 1 Mux)




Figure 6: The figure above is a screenshot of the 3-bit 5 to 1 Mux circuit diagram. The simple 5 to 1 Mux using 2 to 1 Mux component is the same component as figure 4.

• Part II.0 (Finding the library function of the lpm_mux symbol)

No instructions were given here to submit a simulation, nor to verify correctness, nor to create a program FPGA.

• Part II.1 (2 to 4 Decoder)




Figure 7: The figure above is a screenshot of the 2 to 4 Decoder.




Figure 8: The figure above is a screenshot of the circuit diagram of the Simple 2 to 4 Decoder component used in 2 to 4 Decoder.




Figure 9: The figure above is a screenshot of the vector waveform output file of the 2 to 4 Decoder.

```
Copyright (C) 2020 Intel Corporation. All rights reserved.
        -- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and any partner logic
-- functions, and any output files from any of the foregoing
 2
 4
        -- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
 5
 6
7
        -- to the terms and conditions of the Intel Program License
 8
        -- Subscription Agreement, the Intel Quartus Prime License Agreement,
        -- the Intel FPGA IP License Agreement, or other applicable license
 9
        -- agreement, including, without limitation, that your use is for -- the sole purpose of programming logic devices manufactured by -- Intel and sold by Intel or its authorized distributors. Please -- refer to the applicable agreement for further details, at
10
11
12
13
        -- https://fpgasoftware.intel.com/eula.
14
15
                             "Quartus Prime"
16
      □ -- PROGRAM
                             "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
17
       -- VERSION
18
       -- CREATED
                            "Sat Oct 22 23:08:12 2022'
19
        LIBRARY ieee;
USE ieee.std_logic_1164.all;
20
21
22
23
        LIBRARY work;
24
      □ENTITY Simple2to4DecoderVHDL IS
25
26
27
            PORT
      28
                      IN STD_LOGIC;
                B : IN STD_LOGIC;
QO : OUT STD_LOGI
29
30
                       OUT STD_LOGIC;
31
                Q1 :
                        OUT STD_LOGIC;
32
                Q2
                        OUT
                               STD_LOGIC;
33
                Q3
                        OUT STD_LOGIC
34
35
        END Simple2to4DecoderVHDL;
36
37
      ☐ ARCHITECTURE bdf_type OF Simple2to4DecoderVHDL IS
38
39
                    SYNTHESIZED_WIRE_4 : STD_LOGIC:
        SIGNAL
40
        SIGNAL
                    SYNTHESIZED_WIRE_5 : STD_LOGIC;
41
42
43
      ■ BEGIN
44
45
46
47
        QO <= SYNTHESIZED_WIRE_4 AND SYNTHESIZED_WIRE_5;
48
49
50
        Q2 <= A AND SYNTHESIZED_WIRE_5;
51
52
53
        Q1 <= SYNTHESIZED_WIRE_4 AND B;
54
55
56
        Q3 \le A AND B;
57
58
59
        SYNTHESIZED_WIRE_5 <= NOT(B);
60
61
62
63
        SYNTHESIZED_WIRE_4 <= NOT(A);
64
65
66
        END bdf_type;
67
```

Figure 10: The figure above is a screenshot of the VHDL code of the 2 to 4 Decoder as requested in the lab exercise.

• Part II.2 (3 to 8 Decoder)




Figure 11: The figure above is a screenshot of the 3 to 8 Decoder.




Figure 12: The figure above is a screenshot of the circuit diagram of the Simple 3 to 8 Decoder component used in 3 to 8 Decoder.




Figure 13: The figure above is a screenshot of the vector waveform output file of the 3 to 8 Decoder.

```
-- Copyright (C) 2020 Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and any partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors. Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
      3
4
5
6
7
8
9
10
11
12
13
14
15
16
                        □-- PROGRAM
                                                                                                               Tues Frime "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" "Sun Oct 23 00:35:27 2022"
\frac{1}{1}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}\frac{2}{2}
                                   -- VERSION
                                     -- CREATED
                                 LIBRARY ieee;
USE ieee.std_logic_1164.all;
                                 LIBRARY work;
                         ENTITY Simple3to8DecodervHDL IS
                                                  PORT
                                                                                                               STD_LOGIC;
STD_LOGIC;
STD_LOGIC;
                                                                                                                         STD_LOGIC;
STD_LOGIC;
                                                                 Q0
                                                                                             OUT
                                                                Q1
Q2
Q3
                                                                                                OUT
                                                                                                OUT
                                                                                                                           STD LOGIC
                                                                Q4
Q5
                                                                                               OUT
                                                                                                                           STD LOGIC
                                                                                                OUT
                                                                                                                           STD_LOGIC
                                                                Q6
Q7
                                                                                                OUT
                                                                                                OUT
                                                                                                                          STD_LOGIC
                                 · );
END Simple3to8DecoderVHDL;
                         ☐ARCHITECTURE bdf_type OF Simple3to8DecoderVHDL IS
                                    SIGNAL
                                                                                 SYNTHESIZED_WIRE_12:
                                                                                                                                                                                                         STD LOGIC:
                                                                                SYNTHESIZED_WIRE_13 : STD_LOGIC;
SYNTHESIZED_WIRE_14 : STD_LOGIC;
                                  STGNAL
                        □BEGIN
                                00 <= SYNTHESIZED_WIRE 12 AND SYNTHESIZED_WIRE 13 AND SYNTHESIZED_WIRE 14:
                                 Q1 <= SYNTHESIZED_WIRE_12 AND SYNTHESIZED_WIRE_13 AND Z;
                                  SYNTHESIZED_WIRE_14 <= NOT(Z):
                                 Q3 <= SYNTHESIZED_WIRE_12 AND Y AND Z;
                                 Q2 <= SYNTHESIZED_WIRE_12 AND Y AND SYNTHESIZED_WIRE_14;
                                 Q5 <= X AND SYNTHESIZED_WIRE_13 AND Z;
                                  Q4 <= X AND SYNTHESIZED_WIRE_13 AND SYNTHESIZED_WIRE_14;
                                 Q7 <= X AND Y AND Z;
                                  Q6 <= X AND Y AND SYNTHESIZED_WIRE_14;
                                  SYNTHESIZED_WIRE_12 <= NOT(X);
81
82
83
84
85
86
87
                                  SYNTHESIZED_WIRE_13 <= NOT(Y);
88
89
                                  END bdf_type;
```

Figure 14: The figure above is a screenshot of the VHDL code of the 3 to 8 Decoder as requested in the lab exercise.

• Part II.3 (8 to 3 Encoder)




Figure 15: The figure above is a screenshot of the 8 to 3 Encoder.




Figure 16: The figure above is a screenshot of the circuit diagram of the Simple 8 to 3 Encoder component used in 8 to 3 Encoder.




Figure 17: The figure above is a screenshot of the vector waveform output file of the 8 to 3 Encoder.

```
Copyright (c) 2020 Intel Corporation. All rights reserved. Your use of Intel Corporation's design tools, logic functions and other software and tools, and any partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details, at https://fpgasoftware.intel.com/eula.
"Quartus Prime"
"Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
"Sun Oct 23 00:50:08 2022"
             □.
                           PROGRAM
                            VERSION
                          CREATED
                  LIBRARY ieee;
USE ieee.std_logic_1164.all;
                  LIBRARY work;
             IN
IN
IN
IN
IN
IN
OUT
                                    Y1
Y2
Y3
Y4
Y5
Y6
Y7
A0
A1
                                                      OUT
                                     A2
                                                      OUT
                  );
END Simple8to3EncoderVHDL;
              □ARCHITECTURE bdf_type OF Simple8to3EncoderVHDL IS
             BEGIN
                   A0 <= Y1 OR Y5 OR Y7 OR Y3;
                  A1 <= Y2 OR Y6 OR Y7 OR Y3;
                   A2 <= Y4 OR Y6 OR Y7 OR Y5;
                   END bdf_type;
```

Figure 18: The figure above is a screenshot of the VHDL code of the 8 to 3 Encoder as requested in the lab exercise.

• Part II.4 (Demultiplexer)




Figure 19: The figure above is a screenshot of the Demultiplexer.




Figure 20: The figure above is a screenshot of the circuit diagram of Demultiplexer component used in the Demultiplexer.




Figure 21: The figure above is a screenshot of the vector waveform output file of the Demultiplexer.

```
-- Copyright (C) 2020 Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and any partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
  3
  4
  6
7
             -- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors. Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
  8
  9
10
11
12
13
14
15
16
          □-- PROGRAM
                                                "Quartus Prime"
                                               "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
"Sun Oct 23 01:05:10 2022"
17
              -- VERSION
18
             -- CREATED
19
20
21
22
23
              LIBRARY ieee;
USE ieee.std_logic_1164.all;
              LIBRARY work:
24
25
26
27
28
29
30
31
32
          □ ENTITY DemultiplexerVHDL IS
                     PORT
          I: IN STD_LOGIC;
S0: IN STD_LOGIC;
S1: IN STD_LOGIC;
                                                STD_LOGIC;
                                                 STD_LOGIC;
                                      OUT
                                      OUT
                                                 STD_LOGIC;
33
                                      OUT
                                                 STD_LOGIC:
34
                                      OUT
                                                 STD_LOGIC
35
36
             END DemultiplexerVHDL;
37
          ☐ ARCHITECTURE bdf_type of DemultiplexerVHDL IS
38
39
40
41
42
43
              STGNAL
                                  SYNTHESIZED_WIRE_4:
                                                                                  STD LOGIC:
                                  SYNTHESIZED_WIRE_5:
              SIGNAL
                                                                                  STD LOGIC:
44
45
          ⊟ BEGIN
46
47
48
49
50
51
52
53
54
55
56
57
58
60
61
62
63
              A <= I AND SYNTHESIZED_WIRE_4 AND SYNTHESIZED_WIRE_5;
              B <= I AND SO AND SYNTHESIZED_WIRE_5;</pre>
             C <= I AND SYNTHESIZED_WIRE_4 AND S1;</pre>
              D <= I AND SO AND S1;
              SYNTHESIZED_WIRE_4 \leftarrow NOT(S0);
64
65
              SYNTHESIZED_WIRE_5 <= NOT(S1);
66
67
68
              END bdf_type;
```

Figure 22: The figure above is a screenshot of the VHDL code of the Demultiplexer as requested in the lab exercise.

Conclusions:

• I learned how the 5:1 Mux, 2:4 Decoder. 3:8 Decoder, 8:3 Encoder, and Demultiplexer operates and their logic diagrams along with their truth tables. In addition to that, I learned how to create VHDL code from an already existing block diagram and also how to convert VHDL code into a symbol that can be used in a new project.