City College of New York

# Final Test Project

Zi Xuan Li
CSC 211 Fall 2022
Professor Izidor Gertner
December 11<sup>th</sup>, 2022

## Objective:

The objective of this project is to build and simulate an arithmetic logic unit (ALU), more specifically an adder/subtractor module that can perform addition, subtraction, and accumulate using the 2's complement number representation. The goal is to simulate the addition and subtraction of two 32-bit integers as well as perform the accumulation operation while using addition and subtraction. Along with this, an additional objective is to code a negative flag and zero flag in VHDL that will output 1 when the output of the circuit is negative and zero, respectively. The adder/subtractor module will also be connected to RAM1PORTs that function like SRAMs to read and write data into the adder/subtracter module. The main goal of the lab is to simulate 7 different actions in the VWF file.

### Functionality, Specifications, and Simulation:




Figure 1: BDF file of Adder/Subtractor with SRAM circuit diagram.

The BDF file contains nothing special, but it does demonstrate all the inputs and outputs that will be seen in the VWF file. There are 2 vector inputs; Li\_dataA[31..0] and Li\_dataB[31..0] as well as 6 standard inputs; Li\_CLOCK, Li\_RESET, Li\_SEL, Li\_ADD\_SUBTRACT, Li\_DecoderSel, and Li\_WR\_EN. Additionally there is 1 vector output Li\_Z[31..0] and 3 standard outputs Li\_Overflow, Li\_Zero, Li\_Negative.

```
37
       LIBRARY ieee;
38
       USE ieee.std_logic_1164.all;
39
       LIBRARY altera_mf;
40
       USE altera_mf.altera_mf_components.all;
41
42
43
     ENTITY RAM1PORT IS
44
          PORT
45
     (
46
                            : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
              address
                        : IN STD_LOGIC := '1';
: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
47
              clock.
48
              data
49
                        : IN STD_LOGIC ;
50
                     : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
51
          );
52
       END RAM1PORT;
53
54
55
     □ ARCHITECTURE SYN OF ram1port IS
56
57
          SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
58
59
     □ BEGIN
60
                <= sub_wire0(31 DOWNTO 0);
61
62
           altsyncram_component : altsyncram
     ╽
63
          GENERIC MAP
64
              clock_enable_input_a => "BYPASS"
              clock_enable_output_a => "BYPASS"
65
              intended_device_family => "Cyclone v",
66
              lpm_hint => "ENABLE_RUNTIME_MOD=NO",
lpm_type => "altsyncram",
67
68
69
              numwords_a => 4,
70
              operation_mode => "SINGLE_PORT",
              outdata_aclr_a => "NONE",
outdata_reg_a => "CLOCKO"
71
72
              outgata_reg_a => "CLOCKO",
power_up_uninitialized => "FALSE"
73
              read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
74
75
              widthad_a => 2,
76
              width_a \Rightarrow 32,
77
              width_byteena_a => 1
78
     79
          PORT MAP (
80
              address_a => address,
81
              clock0 => clock,
82
              data_a => data,
              wren_a => wren,
83
84
              q_a => sub_wire0
85
86
87
88
       END SYN;
89
```

Figure 2: VHDL code of the component RAM1PORT used in Figure 1.

This VHDL code is generated by Quartus when creating a 2 x 32 RAM1PORT from the Quartus library. This code has the same functionality as a 2 x 32-bit SRAM and will be used to read and write 32-bit integers. No notable elements of this VHDL code were changed before symbol creation to fulfill its role in the project.

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

dentity decodelto2 is
port(
    sel : in std_logic;
    output : out std_logic_vector(1 downto 0));
    end decodelto2;

dentitecture arch of decodelto2 is
    begin
    with sel select
    output <= "01" when '0',
    "10" when '1',
    "00" when others;
end arch;</pre>
```

Figure 3: VHDL code of the component Decoder1to2 used in Figure 1.

I wrote this VHDL code in order to be able to select the address of the address[1..0] vector input of the 2 x 32 RAM1PORT in Figure 2. The VHDL code works as a 1 to 2 decoder, taking a single input and generating 2 lines of output.

```
LIBRARY ieee
  123456789
             USE ieee.std_logic_1164.all ;
        ☐ ARCHITECTURE Behavior OF addersubtractor2 IS
SIGNAL G, M, Areg, Breg, Zreg : STD_LOGIC_VECTOR(n-1 DOWNTO 0);
SIGNAL SelR, AddSubR, over_flow, zero_flag, negative_flag : STD_LOGIC;
                   COMPONENT mux2to1
                         GENERIC (k: INTEGER := 32 );

PORT ( V, W: IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);

Selm : IN STD_LOGIC;

F : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0) );
                   END COMPONENT;
                   COMPONENT megaddsub
                                                           : IN STD_LOGIC;
: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
: OUT STD_LOGIC);
                        PORT (add_sub
dataa, datab
result
                   overflow
END COMPONENT;
            BEGIN
             -- Define flip-flops and registers
PROCESS ( Reset, Clock )
                         IF Reset = '1' THEN
                         IF Reset = '1' THEN
Areg <= (OTHERS => '0'); Breg <= (OTHERS => '0');
Zreg <= (OTHERS => '0'); SelR <= '0'; AddSubR <= '0'; overflow <= '0';
ELSIF clock EVENT AND clock = '1' THEN
Areg <= A; Breg <= B; Zreg <= M;
SelR <= Sel; AddSubR <= NOT AddSub; Overflow <= over_flow; Zero <= zero_flag; Negative <= negative_flag;</pre>
                        END IF;

IF (Z(Z'left) = '1') THEN

Negative <= '1';
                        ELSE
                        Negative <= '0';
END IF;
                        ELSE
Zero <= '0';
END IF;
END PROCESS;
-- Define combinational circuit
nbit_addsub: megaddsub
PORT MAP ( AddsubR, G, Breg, M, over_flow );
multiplexer: mux2to1
GENERIC MAP ( k => n )
PORT MAP ( Areg, Z, SelR, G );
Z <= Zreg;
END Behavior;
61
62
63
64
65
66
67
68
            -- k-bit 2-to-1 multiplexer
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
         DENTITY mux2to1 IS
GENERIC ( k : INTEGER := 32 );
PORT ( V, W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0) ;
Selm : IN STD_LOGIC;
F : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0) );
69
70
71
72
73
74
75
76
77
78
79
80
         BARCHITECTURE Behavior OF mux2to1 IS
BEGIN

PROCESS ( V, W, Selm )
BEGIN

F Selm = '0' THEN
F <= V;
ELSE
F <= W .
                  PROCESS ( , , BEGIN F Selm = '0' THEN F <= V; ELSE F <= W;
81
82
83
84
85
86
87
88
                   END IF ;
END PROCESS ;
            END Behavior ;
                  16-bit adder/subtractor LPM created by the MegaWizard
          LIBRARY ieee;
```

Figure 4: VHDL code of the Adder/Subtracter component used in Figure 1 (part a).

```
USE ieee.std_logic_1164.all;
LIBRARY lpm;
USE lpm.lpm_components.all;
   91
92
93
94
95
96
97
98
                    ENTITY megaddsub IS

PORT ( add_sub : IN STD_LOGIC ;
    dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    overflow : OUT STD_LOGIC );

END megaddsub;
99
100
101
                   □ ARCHITECTURE SYN OF megaddsub IS

| SIGNAL sub_wire0 : STD_LOGIC ;
| SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
| COMPONENT lpm_add_sub
| GENERIC ( lpm_width : NATURAL;
| lpm_direction : STRING;
| lpm_type : STRING;
| lpm_type : STRING;
| lpm_hint : STRING);
| PORT ( dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
| add_sub : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
| datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
| overflow : OUT STD_LOGIC;
| result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
| END COMPONENT;
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
                                        END COMPONENT;
                                      118
119
120
121
122
123
124
125
126
127
128
                       END SYN;
```

Figure 5: VHDL code of the Adder/Subtracter component used in Figure 1 (part b).

The VHDL code above is built following the instructions from the Intel FPGA, "Using Library Modules in VHDL Designs" pdf. It includes the mandatory adder and subtracter unit as required by project guidelines. In this code, I changed the size of the vector inputs k to 32 or 31..0 in multiple of the areas in the code to follow project guidelines. I also added the negative & zero flag for when the results are negative and zero respectively into the VHDL code. The code can be found on lines 44 to lines 54.

```
IF (Z(Z'left) = '1') THEN
  Negative <= '1';</pre>
45
    ᆸ
47
             Negative <= '0';
           END IF;
48
49
50
           51
             Zero <= '1';
52
           ELSE
             Zero <= '0';
53
           END IF;
```

Figure 6: VHDL code of the negative and zero flag.

The VHDL code I wrote is relatively simple, it checks whether the msb (most significant bit) of the result Z is 1, and if it is 1 sets the negative flag to 1 and if not, sets the negative flag to 0. This works because the adder/subtracter module uses the 2's complement number representation, and when the msb is 1, it means the integer is negative. The zero-flag works because when the result Z is 32 0s, the output is literally 0, so the zero-flag is set to 1; otherwise, the zero-flag is set to 0.




Figure 7: VWF file of Adder/Subtractor with SRAM in Figure 1.

The project specifically asks that 1) we preload two 32-bit integers into the SRAM, 2) Load the first integer from SRAM into register A, 3) Load the second integer from SRAM into register B, and 4a) Add registers A plus B and store the result in Z, 4b) Subtract registers B from A and store the result in register Z, 4c) Perform accumulation operation using ADD, and 4d) Perform accumulation operation using SUB.

To understand if we're doing these correctly, we need to first understand that the entire circuit is connected to the input clock. This means that by nature, the entire circuit will function accordingly to the clock. This is part of the reason why in Figure 7, Time #1..7 does not include the value of the input Li\_CLOCK. The other reason is because we are measuring the values of each input during the HIGH state of the clock signal. Therefore, it is important to note, that output Z only changes during the next cycle of the clock. With that being said, we need to understand the functionality of the input and output signals in

the waveform. The outputs in the circuit are Li\_Z[31..0], Li\_Overflow, Li\_Negative, and Li\_Zero. Li\_Z[31..0] is a vector output that reads the sum or difference of the operation performed by the adder/subtractor module. Li\_Overflow is a flag that outputs 1 when overflow has occurred in the operation else it outputs 0. Li\_Negative is another flag that outputs 1 when Z is a negative value else it outputs 0. Li\_Zero is yet another flag that outputs 1 when Z is equal to 0 else it outputs 0. To explain the inputs, it is easier to divide the inputs into their corresponding components.

For the component "Decoder1to2", the input that corresponds to this component is Li\_DecoderSel. This input allows the "Decoder1to2" component to create 2 output signals that will be connected to the address input on the "Ram 1 Port" component, which is used to determine which row of the SRAM will be turned on to read or write data.

For the component "Ram1Port", the inputs that correspond to this component are Li\_dataA[31..0], Li\_dataB[31..0] and Li\_WR\_EN. The two vector inputs are used to load data in the SRAM so that it can be read out later. The write enable input is used to allow the SRAM to write the data into memory and store said data.

For the component "AdderSubtractor", the inputs that correspond to this component are Li\_RESET, Li\_SEL, and Li\_ADD\_SUBTRACT. The reset input makes the adder/subtractor module set the output Z to 0. The Li\_SEL input allows the module to perform accumulation or regular arithmetic depending on the state of the Li\_SEL signal. When Li\_SEL = 1, the operation that is performed is called accumulation, which is Z = previous Z + B, or Z = previous Z - B. When Li\_SEL = 0, the operation that is performed is Z = A + B or Z = A - B. Whether the module performs the accumulation addition or accumulation subtraction, or regular addition or regular subtraction is entirely dependent on the input signal Li\_ADD\_SUBTRACT. This signal allows the module to perform addition when Li\_ADD\_SUBTRACT = 0 and subtraction when Li\_ADD\_SUBTRACT = 1.

#### TO SIMULATE

-----

The first 3 requirements (1,2,3) are performed in Time #1. During the high state of the clock, write enable and decoder select are both high. This means that the data read from data A and data B are being loaded into the SRAM. Afterwards, because write enable is high, the data in the SRAM is being loaded into the register A and register B on the adder/subtracter component. The integer that is loaded into register A is 5 and register B is -5.

The requirement (4.a) is performed at Time #5. During the high state of this time stamp, write enable = 0, decoder select = 1, reset = 0, select = 0, and add/subtract = 0. This allows the circuit to perform addition, specifically regular addition where the output Z = A + B because add/subtract = 0 and select = 0. Although data A and B are reset in Time#4, data A reads 5, and data B reads 0, because decoder select is 1, 5 is being loaded in register A and -5 is being loaded into register B from RAM1PORT every clock cycle since RAM1PORT never stored the change of data A to 0 or B to 0 because write enable was 0 after the first 90ns. Therefore, Z = 0 at the next clock cycle, because 5 + (-5) = 0.

The requirement (4.b) is performed at Time #2. During the high state of this time stamp, write enable = 0, decoder select = 1, reset = 0, select = 0, and add/subtract = 1. This allows the circuit to perform subtraction, specifically regular subtraction where the output Z = A - B because add/subtract = 1 and select = 0. Similarly, to the explanation given in (4.a), even though data A reads 0 and data B reads -5, the integer stored in register A is 5 and register B is -5. Therefore, Z = 10 at the next clock cycle, because 5 - (-5) = 10.

The requirement (4.c) is performed at Time #6. During the high state of this time stamp, write enable = 0, decoder select = 1, reset = 0, select = 1, and add/subtract = 0. This allows the circuit to perform addition, specifically accumulation addition where output Z = previous Z + B because add/subtract = 0 and select = 1. Here, the previous Z has a value of 0, and B has a value of -5. Therefore, Z = -5 at the next clock cycle, because 0 + (-5) = -5.

The requirement (4.d) is performed at Time #3. During the high state of this time stamp, write enable = 0, decoder select = 1, reset = 0, select = 1, and add/subtract = 1. This allows the circuit to perform subtraction, specifically accumulation subtraction where output Z = previous Z - B because add/subtract = 1 and select = 1. Here, the previous Z has a value of 10, and B has a value of -5. Therefore Z = 15 at the next clock cycle, because 10 - (-5) = 15.

You can also see that the negative and zero flags are working as intended because the output Li\_Zero is 1 when Z is 0 and Li\_Negative is 1 when Z is -5. Additionally, I included Time#4 and Time#7 to demonstrate the output Z is 0 when the reset input is 1.

#### **Conclusions:**

In this project, I learned about the functionality of the Intel FPGA Adder/Subtracter circuit. This includes the purpose of its inputs and outputs. The circuit includes 6 inputs; A[31..0], B[31..0], Clock, Reset, Sel, Add Sub and 4 outputs; Z[31..0], Overflow, Zero, and Negative. The two vector inputs A[31..0] and B[31..0] are the 32-bit integers that are used to perform the different operations in this project. The input "clock" is to enable all the functionalities of the circuit. The input "reset" sets both dataA and dataB to 0. The input "sel" controls the operation A + B/A - B when sel = 0 and Z = Z - B when sel = 1. The input "addsub" controls whether the circuit adds or subtracts the two integers. The vector output Z[31..0] is the result of the arithmetic operation. Outputs "overflow", "zero", and "negative" are flags for the circuit to display whether the result is overflow, zero or negative. In addition to this, I was able to deepen my understanding and knowledge of the topic of SRAM and its functionalities. I also learned some VHDL syntax as well as some new functions.