

# Final Project: Designing a Processor to Compute Dot Product of Two Vectors in VHDL

Zi Xuan Li

The Grove School of Engineering, The City College of New York

CSC 34300 5DE[43223]: Computer Systems Design Laboratory

Professor Izidor Gertner, TA: Albi Arapi

May 13<sup>th</sup>, 2024

## Objective:

To implement and validate the functionality of a digital signal processing system by initializing SRAM with two 32-bit integer vectors, feeding these vectors into a multiplier and add/sub unit designed in VHDL, and verifying the accuracy of the resulting dot product through simulation.

```

1  library ieee;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity mux_2to1_32bit is
5      Port ( A : in std_logic_vector(31 downto 0);
6            B : in std_logic_vector(31 downto 0);
7            Sel : in STD_LOGIC;
8            Y : out std_logic_vector(31 downto 0));
9  end mux_2to1_32bit;
10
11 architecture Behavioral of mux_2to1_32bit is
12 begin
13     process (A, B, Sel)
14     begin
15         if (Sel = '0') then
16             Y <= A;
17         else
18             Y <= B;
19         end if;
20     end process;
21 end Behavioral;
22

```

Figure 1: Image of the 32-bit 2 to 1 multiplexer VHDL code.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity demux2to1 is
5  port (
6      input : in  std_logic_vector(31 downto 0);
7      sel   : in  std_logic;
8      output1 : out std_logic_vector(31 downto 0);
9      output2 : out std_logic_vector(31 downto 0)
10 );
11 end demux2to1;
12
13 architecture Behavioral of demux2to1 is
14 begin
15     process (input, sel)
16     begin
17         if sel = '0' then
18             output1 <= input;
19             output2 <= (others => '0');
20         elsif sel = '1' then
21             output1 <= (others => '0');
22             output2 <= input;
23         else
24             output1 <= (others => '0');
25             output2 <= (others => '0');
26         end if;
27     end process;
28 end Behavioral;
29

```

Figure 2: Image of the 32-bit 2 to 1 demultiplexer VHDL code.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity non_shift_register is
5  port (
6      clk   : in  std_logic;
7      load  : in  std_logic;
8      data  : in  std_logic_vector(31 downto 0);
9      q     : out std_logic_vector(31 downto 0)
10 );
11 end non_shift_register;
12
13 architecture Behavioral of non_shift_register is
14     signal reg_data : std_logic_vector(31 downto 0);
15 begin
16     process(clk)
17     begin
18         if rising_edge(clk) then
19             if load = '1' then
20                 reg_data <= data;
21             end if;
22         end if;
23     end process;
24
25     q <= reg_data;
26 end Behavioral;
27

```

Figure 3: Image of the 32-bit non-shift register VHDL code.

```

1  --
2  -- Library Name : DSD
3  -- Unit Name : Multiplier_Result
4  --
5  -- Date : Mon Oct 27 14:13:51 2003
6  --
7  -- Author :
8  --
9  -- Description : Multiplier_Result performs the
10 -- following:
11 -- > loads B_in into register upon
12 -- receiving LOAD_cmd
13 -- > loads Adder output into register
14 -- upon receiving ADD_cmd
15 -- > shifts register right upon
16 -- receiving SHIFT_cmd
17 --
18 library ieee;
19 use ieee.std_logic_1164.all;
20 entity Multiplier_Result is
21 port (reset : in std_logic ;
22       clk : in std_logic ;
23       B_in : in std_logic_vector (31 downto 0);
24       LOAD_cmd : in std_logic ;
25       SHIFT_cmd : in std_logic ;
26       ADD_cmd : in std_logic ;
27       Add_out : in std_logic_vector (31 downto 0);
28       C_out : in std_logic ;
29       RC : out std_logic_vector (31 downto 0);
30       LSB : out std_logic ;
31       RB : out std_logic_vector (31 downto 0));
32 end;
33 architecture rtl of Multiplier_Result is
34 signal temp_register : std_logic_vector(64 downto 0);
35 signal temp_Add : std_logic;
36 begin
37 process (clk, reset)
38 begin
39 if reset='0' then
40 temp_register <= (others => '0'); -- initialize temporary register
41 temp_Add <= '0';
42 elsif (clk'event and clk='1') then
43 if LOAD_cmd = '1' then
44 temp_register (64 downto 32) <= (others => '0');
45 temp_register(31 downto 0) <= B_in; -- load B_in into register
46 end if;
47 if ADD_cmd = '1' then
48 temp_Add <= '1';
49 end if;
50 if SHIFT_cmd = '1' then
51 if temp_Add = '1' then
52 -- store adder output while shifting register right 1 bit
53 temp_Add <= '0';
54 temp_register <= '0' & C_out & Add_out & temp_register (31 downto 1);
55 else
56 -- no add - simply shift right 1 bit
57 temp_register <= '0' & temp_register (64 downto 1);
58 end if;
59 end if;
60 end if;
61 end process;
62 RB <= temp_register(63 downto 32);
63 LSB <= temp_register(0);
64 RC <= temp_register(31 downto 0);
65 end rtl;

```

Figure 4: Image of the Multiplier Result VHDL code used in the Multiplier unit.

```

1  --
2  -- Library Name : DSD
3  -- Unit Name : Multiplicand
4  --
5  -- Date : Mon Oct 27 13:32:59 2003
6  --
7  -- Author :
8  --
9  -- Description : Multiplicand is an 8-bit register
10 -- that is loaded when the LOAD_cmd is
11 -- received and cleared with reset.
12 --
13 library ieee;
14 use ieee.std_logic_1164.all;
15 entity Multiplicand is
16 port (reset : in std_logic ;
17       A_in : in std_logic_vector (31 downto 0);
18       LOAD_cmd : in std_logic ;
19       RA : out std_logic_vector (31 downto 0));
20 end;
21 architecture struc of Multiplicand is
22 component dflipflop
23 port (
24   reset : in std_logic;
25   clk : in std_logic;
26   D : in std_logic;
27   Q : out std_logic
28 );
29 end component;
30 begin
31 dflipflops: for i in 31 downto 0 generate
32 dflipflopReg:dflipflop port map (reset, LOAD_cmd, A_in(i), RA(i));
33 end generate;
34 end struc;
35

```

Figure 5: Image of the Multiplicand VHDL code used in the Multiplier unit.

```

1  -- Date : Mon Oct 27 13:32:59 2003
2  --
3  -- Author :
4  --
5  -- Description : DFF is an active high D flip flop
6  -- with asynchronous clear.
7  --
8  library ieee;
9  use ieee.std_logic_1164.all;
10 entity dflipflop is
11 port (reset : in std_logic ;
12       clk : in std_logic ;
13       D : in std_logic ;
14       Q : out std_logic);
15 end;
16 architecture behav of dflipflop is
17 begin
18 process (clk, reset)
19 begin
20 if reset='0' then
21 Q <= '0'; -- clear register
22 elsif (clk'event and clk='1') then
23 Q <= D; -- load register
24 end if;
25 end process;
26 end behav;
27

```

Figure 6: Image of the D-flip flop VHDL code used in the Multiplicand unit.

```

1  --
2  -- Library Name : DSD
3  -- Unit Name : Controller
4  --
5  -- Date : Mon Oct 27 12:36:47 2003
6  --
7  -- Author :
8  --
9  -- Description : Controller is a finite state machine
10 -- that performs the following in each
11 -- state:
12 -- IDLE > samples the START signal
13 -- INIT > commands the registers to be
14 -- loaded
15 -- TEST > samples the LSB
16 -- ADD > indicates the Add result to be stored
17 -- SHIFT > commands the register to be shifted
18 --
19 library ieee;
20 use ieee.std_logic_1164.all;
21 use ieee.std_logic_arith.all;
22 use ieee.std_logic_unsigned.all;
23 entity Controller is
24 port (reset : in std_logic ;
25       clk : in std_logic ;
26       START : in std_logic ;
27       LSB : in std_logic ;
28       ADD_cmd : out std_logic ;
29       SHIFT_cmd : out std_logic ;
30       LOAD_cmd : out std_logic ;
31       STOP : out std_logic);
32 end;
33
34 architecture rtl of Controller is
35 signal temp_count : std_logic_vector(4 downto 0);
36 -- declare states
37 type state_typ is (IDLE, INIT, TEST, ADD, SHIFT);
38 signal state : state_typ;
39 begin
40 process (clk, reset)
41 begin
42 if reset='0' then
43 state <= IDLE;
44 temp_count <= "00000";
45 elsif (clk'event and clk='1') then
46 case state is
47 when IDLE =>
48 if START = '1' then
49 state <= INIT;
50 else
51 state <= IDLE;
52 end if;
53 when INIT =>
54 state <= TEST;
55 when TEST =>
56 if LSB = '0' then
57 state <= SHIFT;
58 else
59 state <= ADD;
60 end if;
61 when ADD =>
62 state <= SHIFT;
63 when SHIFT =>
64 if temp_count = "1111" then -- verify if finished
65 temp_count <= "00000"; -- re-initialize counter
66 state <= IDLE; -- ready for next multiply
67 else
68 temp_count <= temp_count + 1; -- increment counter
69 state <= TEST;
70 end if;
71 end case;
72 end if;
73 end process;
74 STOP <= '1' when state = IDLE else '0';
75 ADD_cmd <= '1' when state = ADD else '0';
76 SHIFT_cmd <= '1' when state = SHIFT else '0';
77 LOAD_cmd <= '1' when state = INIT else '0';
78 end rtl;
79

```



Figure 7: Image of the Controller VHDL code used in the Multiplier unit.

```

1  --
2  -- Library Name : DSD
3  -- Unit Name : Full_Adder
4  --
5  -- Date : Wed Sep 24 12:50:50 2003
6  --
7  -- Author :
8  --
9  -- Description : Basic Full Adder Block
10 --
11 library ieee;
12 use ieee.std_logic_1164.all;
13 entity Full_Adder is
14 port (X : in std_logic;
15       Y : in std_logic;
16       C_in : in std_logic;
17       Sum : out std_logic;
18       C_out : out std_logic);
19 end;
20 architecture rtl of Full_Adder is
21 begin
22     Sum <= X xor Y xor C_in;
23     C_out <= (X and Y) or (X and C_in) or (Y and C_in);
24 end rtl;

```

Figure 8: Image of the Full Adder VHDL code used in the Multiplier unit.

```

1  --
2  -- Library Name : DSD
3  -- Unit Name : RCA
4  --
5  -- Date : wed Sep 24 12:50:50 2003
6  --
7  -- Author :
8  --
9  -- Description : RCA is an 8-bit ripple carry
10 -- adder composed of 8 basic full
11 -- adder blocks.
12 --
13 library ieee;
14 use ieee.std_logic_1164.all;
15 entity RCA is
16 port (RA : in std_logic_vector (31 downto 0);
17       RB : in std_logic_vector (31 downto 0);
18       C_out : out std_logic ;
19       Add_out : out std_logic_vector (31 downto 0));
20 end;
21 architecture rtl of RCA is
22 signal c_temp : std_logic_vector(31 downto 0);
23 component Full_Adder
24 port (
25     X : in std_logic;
26     Y : in std_logic;
27     C_in : in std_logic;
28     Sum : out std_logic;
29     C_out : out std_logic
30 );
31 end component;
32 begin
33     c_temp(0) <= '0'; -- carry in of RCA is 0
34     Adders: for i in 31 downto 0 generate
35         -- assemble first 31 adders from 0 to 31
36         Low: if i/=31 generate
37             FA:Full_Adder port map (RA(i), RB(i), c_temp(i), Add_out(i), c_temp(i+1));
38         end generate;
39         -- assemble last adder
40         High: if i=31 generate
41             FA:Full_Adder port map (RA(31), RB(31), c_temp(i), Add_out(31), C_out);
42         end generate;
43     end generate;
44 end rtl;
45

```

Figure 9: Image of the RCA VHDL code used in the Multiplier unit.

```

1  --
2  -- Library Name : DSD
3  -- Unit Name : Multiplier
4  --
5  -- Description : Complete multiplier
6  --
7  library ieee;
8  use ieee.std_logic_1164.all;
9  --library synplify; -- required for synthesis
10 --use synplify.attributes.all; -- required for synthesis
11 entity Multiplier_32 is
12 port (
13   A_in : in std_logic_vector(31 downto 0 );
14   B_in : in std_logic_vector(31 downto 0 );
15   clk : in std_logic;
16   reset : in std_logic;
17   START : in std_logic;
18   RC : out std_logic_vector(31 downto 0 );
19   STOP : out std_logic;
20 end Multiplier_32;
21 use work.all;
22 architecture rtl of Multiplier_32 is
23   signal ADD_cmd : std_logic;
24   signal Add_out : std_logic_vector(31 downto 0 );
25   signal C_out : std_logic;
26   signal LOAD_cmd : std_logic;
27   signal LSB : std_logic;
28   signal RA : std_logic_vector(31 downto 0 );
29   signal RB : std_logic_vector(31 downto 0 );
30   signal SHIFT_cmd : std_logic;
31   component RCA
32   port (
33     RA : in std_logic_vector(31 downto 0 );
34     RB : in std_logic_vector(31 downto 0 );
35     C_out : out std_logic;
36     Add_out : out std_logic_vector(31 downto 0 )
37   );
38   end component;
39   component Controller
40   port (
41     reset : in std_logic;
42     clk : in std_logic;
43     START : in std_logic;
44     LSB : in std_logic;
45     ADD_cmd : out std_logic;
46     SHIFT_cmd : out std_logic;
47     LOAD_cmd : out std_logic;
48     STOP : out std_logic
49   );
50   end component;
51   component Multiplicand
52   port (
53     reset : in std_logic;
54     A_in : in std_logic_vector(31 downto 0 );
55     LOAD_cmd : in std_logic;
56     RA : out std_logic_vector(31 downto 0 )
57   );
58   end component;
59   component Multiplier_Result
60   port (
61     reset : in std_logic;
62     clk : in std_logic;

```

```

55  LOAD_cmd : in std_logic;
56  RA : out std_logic_vector(31 downto 0 )
57  );
58  end component;
59  component Multiplier_Result
60  port (
61  reset : in std_logic;
62  clk : in std_logic;
63  B_in : in std_logic_vector(31 downto 0 );
64  LOAD_cmd : in std_logic;
65  SHIFT_cmd : in std_logic;
66  ADD_cmd : in std_logic;
67  Add_out : in std_logic_vector(31 downto 0 );
68  C_out : in std_logic;
69  RC : out std_logic_vector(31 downto 0 );
70  LSB : out std_logic;
71  RB : out std_logic_vector(31 downto 0 )
72  );
73  end component;
74  begin
75  inst_RCA: RCA
76  port map (
77  RA => RA(31 downto 0),
78  RB => RB(31 downto 0),
79  C_out => C_out,
80  Add_out => Add_out(31 downto 0)
81  );
82  inst_Controller: Controller
83  port map (
84  reset => reset,
85  clk => clk,
86  START => START,
87  LSB => LSB,
88  ADD_cmd => ADD_cmd,
89  SHIFT_cmd => SHIFT_cmd,
90  LOAD_cmd => LOAD_cmd,
91  STOP => STOP
92  );
93  inst_Multiplicand: Multiplicand
94  port map (
95  reset => reset,
96  A_in => A_in(31 downto 0),
97  LOAD_cmd => LOAD_cmd,
98  RA => RA(31 downto 0)
99  );
100 inst_Multiplier_Result: Multiplier_Result
101 port map (
102 reset => reset,
103 clk => clk,
104 B_in => B_in(31 downto 0),
105 LOAD_cmd => LOAD_cmd,
106 SHIFT_cmd => SHIFT_cmd,
107 ADD_cmd => ADD_cmd,
108 Add_out => Add_out(31 downto 0),
109 C_out => C_out,
110 RC => RC(31 downto 0),
111 LSB => LSB,
112 RB => RB(31 downto 0)
113 );
114 end rtl;
115
116

```

Figure 10: Image of the 32-bit Multiplier VHDL code.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  LIBRARY lpm;
5  USE lpm.all;
6
7  ENTITY addsub_lpm IS
8      PORT
9      (
10         add_sub      : IN STD_LOGIC ;
11         dataa         : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
12         datab        : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
13         overflow      : OUT STD_LOGIC ;
14         result        : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
15     );
16 END addsub_lpm;
17
18
19 ARCHITECTURE SYN OF addsub_lpm IS
20
21     SIGNAL sub_wire0 : STD_LOGIC ;
22     SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
23
24
25
26     COMPONENT lpm_add_sub
27     GENERIC (
28         lpm_direction : STRING;
29         lpm_hint       : STRING;
30         lpm_representation : STRING;
31         lpm_type       : STRING;
32         lpm_width      : NATURAL
33     );
34     PORT (
35         add_sub : IN STD_LOGIC ;
36         dataa   : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
37         datab   : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
38         overflow : OUT STD_LOGIC ;
39         result   : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
40     );
41 END COMPONENT;
42
43 BEGIN
44     overflow <= sub_wire0;
45     result <= sub_wire1(31 DOWNTO 0);
46
47     LPM_ADD_SUB_component : LPM_ADD_SUB
48     GENERIC MAP (
49         lpm_direction => "UNUSED",
50         lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
51         lpm_representation => "UNSIGNED",
52         lpm_type => "LPM_ADD_SUB",
53         lpm_width => 32
54     )
55     PORT MAP (
56         add_sub => add_sub,
57         dataa => dataa,
58         datab => datab,
59         overflow => sub_wire0,
60         result => sub_wire1
61     );
62
63
64
65 END SYN;
66

```

Figure 11: Image of the ADDSUB LPM VHDL code.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  LIBRARY altera_mf;
5  USE altera_mf.altera_mf_components.all;
6
7  ENTITY sram_lpm IS
8  PORT
9  (
10     address      : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
11     clock         : IN STD_LOGIC := '1';
12     data          : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
13     wren          : IN STD_LOGIC ;
14     q             : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
15 );
16 END sram_lpm;
17
18
19 ARCHITECTURE SYN OF sram_lpm IS
20     SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
21
22 BEGIN
23     q      <= sub_wire0(31 DOWNTO 0);
24
25     altsyncram_component : altsyncram
26     GENERIC MAP (
27         clock_enable_input_a => "BYPASS",
28         clock_enable_output_a => "BYPASS",
29         init_file => "init.mif",
30         intended_device_family => "Cyclone V",
31         lpm_hint => "ENABLE_RUNTIME_MOD=NO",
32         lpm_type => "altsyncram",
33         numwords_a => 256,
34         operation_mode => "SINGLE_PORT",
35         outdata_aclr_a => "NONE",
36         outdata_reg_a => "CLOCK0",
37         power_up_uninitialized => "FALSE",
38         read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
39         widthad_a => 8,
40         width_a => 32,
41         width_byteena_a => 1
42     )
43     PORT MAP (
44         address_a => address,
45         clock0 => clock,
46         data_a => data,
47         wren_a => wren,
48         q_a => sub_wire0
49     );
50
51
52
53
54 END SYN;

```

Figure 12: Image of the SRAM LPM VHDL code.




Figure 13: Image of the BDF file showing the digital circuit connections between the SRAM, registers, ADDSUB unit, multiplier unit, multiplexer, and demultiplexer.

The objective of the circuit is to compute the dot product of a vector which is a way to combine two vectors into a single number. This number is calculated by multiplying each pair of corresponding elements from the two vectors and summing up the products. This is why it can be read as the summation of  $x_k, y_k$  from starting from  $k = 1$  to  $k = 3$ . To do this in VHDL, we would initialize a SRAM with 6 addresses each with their own 32-bit integer to mimic the 6 different values we would be using in the dot product. These numbers are written into the multiplier unit to find the product which is then transported to a register that's connected to a add/sub unit. We then take the sum of the product with the existing number in the add/sub unit (initialized to 0) to accumulate the products of each element of the vector. If we do this 3 times with new addresses it's the same as computing the summation which allows us to find the dot product.

With this being said, I understood how the circuit should work but could not write a working testbench. Which is why there is no simulation in the report.

## Conclusion:

Through the process of designing a processor to compute the dot product of two vectors using VHDL, I gained significant insights into digital circuit design principles, VHDL programming, system integration, problem-solving, and simulation techniques. Despite encountering challenges that led to an incomplete project, such as time constraints or technical hurdles, the experience was invaluable. Integrating components like SRAM, multiplexers, add/sub units, and multipliers highlighted the importance of meticulous design and thorough testing. While the project's completion remained elusive, the knowledge and skills acquired are applicable across various digital system design contexts and FPGA-based development endeavors.