Review Laboratory Exercise 2: MUX, DECODER, and ENCODER Basic Circuit Design and Testing

# Zi Xuan Li

The Grove School of Engineering, The City College of New York

CSC 34300 5DE[43223]: Computer Systems Design Laboratory

Professor Gertner, TA Albi Arapi

March 6<sup>th</sup>, 2024

#### **Table of Contents**

## Objective

## 4-to-1 Multiplexer

Functionality and Specifications

What is the combinational logic function (Boolean function) of the circuit?

What is the VHDL code (Boolean function) of the circuit?

Include a screenshot of your design steps and of final the circuit.

#### Simulation

Include a screenshot of the vector waveform output file for all possible inputs.

Draw a truth table from the waveforms.

## 2-to-1 Multiplexer with 8-bit input & output

Functionality and Specifications

What is the combinational logic function (Boolean function) of the circuit?

What is the VHDL code (Boolean function) of the circuit?

Include a screenshot of your design steps and of final the circuit.

#### Simulation

Include a screenshot of the vector waveform output file for all possible inputs.

## 5-to-1 Multiplexer (using AND, OR, and NOT gates)

Functionality and Specifications

What is the combinational logic function (Boolean function) of the circuit?

What is the VHDL code (Boolean function) of the circuit?

Include a screenshot of your design steps and of final the circuit.

### Simulation

Include a screenshot of the vector waveform output file for all possible inputs.

Draw a truth table from the waveforms.

## 3-to-8 Decoder

Functionality and Specifications

What is the combinational logic function (Boolean function) of the circuit?

What is the VHDL code (Boolean function) of the circuit?

Include a screenshot of your design steps and of final the circuit.

#### Simulation

Include a screenshot of the vector waveform output file for all possible inputs.

Draw a truth table from the waveforms.

### 8-to-3 Priority Encoder

Functionality and Specifications

What is the combinational logic function (Boolean function) of the circuit?

What is the VHDL code (Boolean function) of the circuit?

Include a screenshot of your design steps and of final the circuit.

## Simulation

Include a screenshot of the vector waveform output file for all possible inputs.

Draw a truth table from the waveforms.

## 1-to-2 Demultiplexer

Functionality and Specifications

What is the combinational logic function (Boolean function) of the circuit?

What is the VHDL code (Boolean function) of the circuit?

Include a screenshot of your design steps and of final the circuit.

## Simulation

Include a screenshot of the vector waveform output file for all possible inputs.

Draw a truth table from the waveforms.

Generated VHDL code from Quartus

#### Conclusion

**Objective:** The goal of this exercise is to design and verify the functionality of our own 4:1 mux, 2:1 mux with an 8-bit input and output, 5:1 mux, 3:8 decoder, 8:3 encoder, and 1:2 demux.

# 4-to-1 Multiplexer

# **Functionality and Specifications:**

# What is the combinational logic function (Boolean function) of the circuit?

A 4-to-1 multiplexer (mux) has 4 data inputs (D0, D1, D2, D3), 1 output (Y), and 2 select lines (S1, S0). The output Y is determined by the select lines as follows:

$$Y = (D0 \cdot \overline{S1} \cdot \overline{S0}) + (D1 \cdot S1 \cdot \overline{S0}) + (D2 \cdot \overline{S1} \cdot S0) + (D3 \cdot S1 \cdot S0)$$

```
library IEEE;
 2
       use IEEE.STD_LOGIC_1164.ALL;
 3
     曰entity mux4to1_vhdl is
曰 Port (
 4
 5
6
                A, B, C, D : in STD_LOGIC;
                S : in STD_LOGIC_VECTOR(1 downto 0);
 8
               Z : out STD_LOGIC);
 9
      end mux4to1_vhdl;
10
     ☐architecture Behavioral of mux4to1_vhdl is
11
12
     口begin
日 pro
13
14
          process (S)
15
          begin
     日
16
             case S is
17
                 when "00" =>
                 Z <= A;
when "01" =>
18
19
                 Z <= B;
when "10" =>
20
21
22
                 Z <= C;
when "11" =>
23
24
                    Z <= D;
25
                 when others =>
                    Z <= '0';
26
27
             end case;
          end process;
28
     Lend Behavioral;
29
```

Figure 1: VHDL code snippet of 4 to 1 multiplexer.

```
library ieee;
 2
       use ieee.std_logic_1164.all;
 3
     entity mux4to1_TB is
 4
 5
      end entity mux4to1_TB;
 6
     parchitecture TestBenchArchitecture of mux4to1_TB is
 7
 8
     component mux4to1_vhdl is
 9
           Port (
10
                A, B, C, D : in STD_LOGIC;
11
                S : in STD_LOGIC_VECTOR(1 downto 0);
12
                Z : out STD_LOGIC);
13
          end component;
14
15
          signal A_tb, B_tb, C_tb, D_tb, Z_tb: STD_LOGIC;
16
17
          signal S_tb : STD_LOGIC_VECTOR(1 downto 0);
18
19
       begin
          uut: mux4to1_vhdl
20
21
              port map (
22
                 A => A_tb,
                 B \Rightarrow B_t 
23
24
                 C => C_tb,
25
                 D => D_tb,
26
                 S => S_tb,
27
                 Z => Z_tb);
28
29
          stimulus_process: process
30
          begin
31
              wait for 10 ns;
32
              A_tb <= '1';
33
             B_tb <= '0';
C_tb <= '1';
D_tb <= '0';
34
35
36
37
              S_tb <= "00";
38
              wait for 10 ns;
assert Z_tb = '1' report "The output is not correct" severity failure;
39
40
41
             S_tb <= "01";
wait for 10 ns;
assert Z_tb = '0' report "The output is not correct" severity failure;</pre>
42
43
44
45
46
              S_tb <= "10";
              wait for 10 ns;
assert Z_tb = '1' report "The output is not correct" severity failure;
47
48
49
              S_tb <= "11";
50
              wait for 10 ns;
assert Z_tb = '0' report "The output is not correct" severity failure;
51
52
53
54
          end process;
55
      LEND;
56
57
```

Figure 2: VHDL code snippet of 4 to 1 multiplexer test bench.




Figure 3: Block design file of 4 to 1 multiplexer using 2 to 1 multiplexers.

### **Simulation:**

Include a screenshot of the vector waveform output file for all possible inputs.




Figure 4: Waveform output of the 4 to 1 multiplexer testbench VHDL code.

### Draw a truth table from the waveforms.

S0	S1	D0	D1	D2	D3	Y
0	0	0	X	X	X	0
0	0	1	X	X	X	1
0	1	X	0	X	X	0
0	1	X	1	X	X	1
1	0	X	X	0	X	0
1	0	X	X	1	X	1
1	1	X	X	Х	0	0
1	1	X	X	X	1	1

2-to-1 Multiplexer with 8-bit input & output

## **Functionality and Specifications:**

# What is the combinational logic function (Boolean function) of the circuit?

A 2-to-1 multiplexer with 8-bit input and output has 2 data inputs (A, B), 1 output (Z), and 1 select line (S). The output Z is determined by the select line S as follows:

$$Z = (A \cdot \overline{S}) + (B \cdot S)$$

```
library ieee;
 2
      use IEEE.STD_LOGIC_1164.ALL;
 3
     entity mux2to1_8bit_vhdl is
 4
 5
           Port ( A : in STD_LOGIC_VECTOR(7 downto 0);
 6
7
                  B : in STD_LOGIC_VECTOR(7 downto 0);
                  Sel : in STD_LOGIC;
 8
                  Y : out STD_LOGIC_VECTOR(7 downto 0)
 9
10
      end mux2to1_8bit_vhdl;
11
12
     parchitecture Behavioral of mux2to1_8bit_vhdl is
13
     百component mux2to1 is
白 Port ( A : in STD
14
          Port ( A : in STD_LOGIC;
15
                 B : in STD_LOGIC;
16
                 Sel : in STD_LOGIC;
17
                 Y : out STD_LOGIC);
18
      end component;
19
20
      begin
          first_bit: mux2to1 port map(A(0), B(0), Sel, Y(0));
21
22
          second_bit: mux2to1 port map(A(1), B(1), Sel, Y(1));
23
          third_bit: mux2to1 port map(A(2), B(2), Sel, Y(2));
24
          fourth_bit: mux2to1 port map(A(3), B(3), Sel, Y(3));
25
          fifth_bit: mux2to1 port map(A(4), B(4), Sel, Y(4));
26
          sixth_bit: mux2to1 port map(A(5), B(5), Sel, Y(5));
27
          seventh_bit: mux2to1 port map(A(6), B(6), Sel, Y(6));
28
          eigth_bit: mux2to1 port map(A(7), B(7), Sel, Y(7));
29
     Lend Behavioral;
```

Figure 5: VHDL code snippet of 2 to 1 multiplexer with an 8-bit input and 8-bit output.

```
library ieee;
 2
      use ieee.std_logic_1164.all;
 3
     entity mux2to1_8bit_TB is
     end entity mux2to1_8bit_TB;
 5
 6
     marchitecture TBArchitecture of mux2to1_8bit_TB is
 7
 8
          signal A_tb, B_tb, Y_tb : STD_LOGIC_VECTOR(7 downto 0);
 9
          signal Sel_tb : STD_LOGIC;
10
11
          component mux2to1_8bit_vhdl is
             Port ( A : in STD_LOGIC_VECTOR(7 downto 0);
12
                     B : in STD_LOGIC_VECTOR(7 downto 0);
13
14
                     Sel : in STD_LOGIC;
                     Y: out STD_LOGIC_VECTOR(7 downto 0)
15
16
17
          end component mux2to1_8bit_vhdl;
18
19
          begin
20
             DUT: mux2to1_8bit_vhdl
21
               port map (
22
                    A => A_tb,
23
                    B => B_tb,
24
                    Sel => Sel_tb,
25
                    Y => Y_tb
26
               );
27
28
          stimulus_process: process
     白
29
             begin
               A_tb <= "00000000";
30
               B_tb <= "111111111";
31
               Sel_tb <= '0';
32
33
               wait for 10 ns;
34
35
               Sel_tb <= '1';
36
               wait for 10 ns;
37
               A_tb <= "00001111";
B_tb <= "11110000";
38
39
40
               Sel_tb <= '0';
41
               wait for 10 ns;
42
43
               Sel_tb <= '1';
44
               wait for 10 ns;
45
               A_tb <= "11111111";
B_tb <= "00000000";
46
47
               Sel_tb <= '0';
48
49
               wait for 10 ns;
50
51
               Sel_tb <= '1';
52
               wait for 10 ns;
53
54
             end process;
55
56
     Lend architecture TBArchitecture;
57
```

Figure 6: VHDL code snippet of 2 to 1 multiplexer with an 8-bit input and 8-bit output test bench.




Figure 7: Block design file of 2 to 1 multiplexer with an 8-bit input & output using 2 to 1 multiplexers.

### **Simulation:**

Include a screenshot of the vector waveform output file for all possible inputs.




Figure 8: Waveform output of the 2 to 1 multiplexer with an 8-bit input & output testbench VHDL code.

S	A	В	Y
0	0	0	0
0	0	1	0

0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

5-to-1 Multiplexer (using AND, OR, and NOT gates)

## **Functionality and Specifications:**

# What is the combinational logic function (Boolean function) of the circuit?

A 5-to-1 multiplexer with 8-bit input and output has 5 data inputs (A, B, C, D, E), 1 output (Z), and 3 select lines (S2, S1, S0). The output Z is determined by the select lines S2, S1, S0 as follows:

$$Z = (A \cdot \overline{S2} \cdot \overline{S1} \cdot \overline{S0}) + (B \cdot \overline{S2} \cdot \overline{S1} \cdot S0) + (C \cdot \overline{S2} \cdot S1 \cdot \overline{S0}) + (D \cdot \overline{S2} \cdot S1 \cdot S0) + (E \cdot S2 \cdot \overline{S1} \cdot S0)$$

```
library ieee;
 2
       use IEEE.STD_LOGIC_1164.ALL;
 3
     曰entity mux5to1_vhdl is
白 Port ( A, B, C, D,
 4
 5
            Port ( A, B, C, D, E : in STD_LOGIC;
 6
                    S : in STD_LOGIC_VECTOR(2 downto 0);
 7
                    Y : out STD_LOGIC);
 8
       end mux5to1_vhdl;
 9
       architecture Behavioral of mux5to1_vhdl is
10
     日 begin
11
12
           process (S)
13
           begin
14
     中
              case S is
                 when "000" =>
15
                 Y <= A;
when "001" =>
16
17
                 Y <= B;
when "010" =>
18
19
                 Y <= C;
when "011" =>
20
21
                 Y <= D;
when "100" =>
22
23
24
                     Y <= E;
25
                 when others =>
26
                     y <= E;
27
              end case;
28
29
          end process;
30
31
      Lend Behavioral;
```

Figure 9: VHDL code snippet of 5 to 1 multiplexer.

```
library ieee;
 2
       use IEEE.STD_LOGIC_1164.ALL;
 3
     pentity mux5to1_TB is
 4
 5
      end entity mux5to1_TB;
 6
     □architecture TestBenchArchitecture of mux5to1_TB is
 7
 8
 9
     自
          component mux5to1_vhdl is
10
              Port ( A, B, C, D, E : in STD_LOGIC;
11
                      S : in STD_LOGIC_VECTOR(2 downto 0);
12
                      Y : out STD_LOGIC);
13
          end component mux5to1_vhdl;
14
15
          signal A_tb, B_tb, C_tb, D_tb, E_tb, Y_tb : std_logic;
16
          signal S_tb : std_logic_vector(2 downto 0);
17
18
       begin
19
          DUT: mux5to1_vhdl
20
              port map (
21
                 A => A_tb,
22
                 B => B_tb,
23
                 C => C_tb,
                 D \Rightarrow D_tb,
24
25
                 E => E_tb,
26
                 S => S_tb,
27
                 Y => Y_tb
             );
28
29
          stimulus_process: process
30
              begin
                 A_tb <= '1';
B_tb <= '0';
C_tb <= '1';
D_tb <= '0';
31
32
33
34
                 E_tb <= '1'
35
                 S_tb <= "000";
wait for 10ns;
36
37
38
39
                 S_tb <= "001";
40
                 wait for 10ns;
41
42
                 S_tb <= "010";
                 wait for 10ns;
43
44
45
                 S_tb <= "011";
46
                 wait for 10ns;
47
                 S_tb <= "100";
48
49
                 wait for 10ns;
50
                 S_tb <= "101";
51
52
                 wait for 10ns;
53
                 S_tb <= "110";
54
55
                 wait for 10ns;
56
                 S_tb <= "111";
57
58
                 wait for 10ns;
59
60
              end process;
61
      Lend architecture TestBenchArchitecture;
62
```

Figure 10: VHDL code snippet of 5 to 1 multiplexer test bench.




Figure 11: Block design file of 5 to 1 multiplexer using only AND, OR, and NOT gates.

# **Simulation:**

Include a screenshot of the vector waveform output file for all possible inputs.




Figure 12: Waveform output of the 5 to 1 multiplexer testbench VHDL code.

S2	S1	S0	Y
0	0	0	A
0	0	1	В
0	1	0	С
0	1	1	D
1	0	0	Е
1	0	1	Е
1	1	0	Е
1	1	1	Е

### 3-to-8 Decoder

# **Functionality and Specifications:**

## What is the combinational logic function (Boolean function) of the circuit?

A 3-to-8 decoder has 3 input lines (A2, A1, A0) and 8 output lines (Y7, Y6, Y5, Y4, Y3, Y2, Y1, Y0). The output lines correspond to the binary representation of the input combination. The combinational logic function for a 3-to-8 decoder is as follows:

$$Y7 = (\overline{A2} \cdot \overline{A1} \cdot \overline{A0})$$

$$Y6 = \left(\overline{A2} \cdot \overline{A1} \cdot A0\right)$$

$$Y5 = (\overline{A2} \cdot A1 \cdot \overline{A0})$$

$$Y4 = (\overline{A2} \cdot A1 \cdot A0)$$

$$Y3 = \left(A2 \cdot \overline{A1} \cdot \overline{A0}\right)$$

$$Y2 = (A2 \cdot \overline{A1} \cdot A0)$$

$$Y1 = \left(A2 \cdot A1 \cdot \overline{A0}\right)$$

$$Y0 = (A2 \cdot A1 \cdot A0)$$

```
Tibrary ieee;
use IEEE.STD_LOGIC_1164.ALL;
                                                                                    entity decoder3to8_vhd1 is

Port ( S0, S1, S2 : in STD_LOGIC;

Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7: out STD_LOGIC
| Total Process | Solution | Solu
                                                                                      Y0, Y1, Y2,
);
end decoder3to8_vhd1;
                architecture Behavioral of decoder3to8_vhdl is
                                                                                                      end process;
end Behavioral;
```

Figure 13: VHDL code snippet of 3 to 8 decoder.

```
library ieee;
use IEEE.STD_LOGIC_1164.ALL;
 1
 2
  3
          entity decoder3to8_TB is end entity decoder3to8_TB;
 5
 6
7
           parchitecture TestBenchArchitecture of decoder3to8_TB is
 8
                    component decoder3to8_vhdl is
10
                               SO, S1, S2 : in STD_LOGIC;
Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7: out STD_LOGIC
11
12
13
                    );
end component decoder3to8_vhdl;
14
15
                    signal S0_tb, S1_tb, S2_tb : std_logic;
signal Y0_tb, Y1_tb, Y2_tb, Y3_tb, Y4_tb, Y5_tb, Y6_tb, Y7_tb : std_logic;
16
17
18
19
             begin
20
                   DUT: decoder3to8_vhdl
21
                          port map (
22
                                SO => SO_tb,
                                 S1 => S1_tb,
23
24
25
26
27
                                 S2 => S2_tb,
                                Y0 => Y0_tb,
Y1 => Y1_tb,
                                 Y2 => Y2_tb,
28
                                 Y3 => Y3_tb,
29
                                 Y4 => Y4_tb,
                                Y5 => Y5_tb,
Y6 => Y6_tb,
Y7 => Y7_tb
30
31
32
33
                          );
34
35
                    stimulus_process: process
36
                    begin
37
38
39
                          S0_tb <= '0';
                          S1_tb <= '0';
S2_tb <= '0';
40
41
                          wait for 10 ns;
                          S0_tb <= '1';
S1_tb <= '0';
S2_tb <= '0';
wait for 10 ns;
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
                          S0_tb <= '0';
                          S1_tb <= '1';
S2_tb <= '0';
                          wait for 10 ns;
                          S0_tb <= '1';
S1_tb <= '1';
S2_tb <= '0';
                          wait for 10 ns;
                          S0_tb <= '0';
S1_tb <= '0';
S2_tb <= '1';
59
60
                           wait for 10 ns;
61
                          S0_tb <= '1';
S1_tb <= '0';
S2_tb <= '1';
62
63
64
65
                          wait for 10 ns;
66
                          S0_tb <= '0';
S1_tb <= '1';
S2_tb <= '1';
wait for 10 ns;
67
68
69
70
71
72
73
74
75
76
77
78
79
                          S0_tb <= '1';
S1_tb <= '1';
S2_tb <= '1';
                          wait for 10 ns;
                    wait;
end process stimulus_process;
            Lend architecture TestBenchArchitecture;
80
81
```

Figure 14: VHDL code snippet of 3 to 8 decoder test bench.




Figure 15: Block design file of 3 to 8 decoder.

## **Simulation:**

Include a screenshot of the vector waveform output file for all possible inputs.




Figure 16: Waveform output of the 3 to 8 decoder testbench VHDL code.

A2	A1	A0	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

### 8-to-3 Priority Encoder

## **Functionality and Specifications:**

### What is the combinational logic function (Boolean function) of the circuit?

An 8-to-3 priority encoder with 8 inputs (I7, I6, I5, I4, I3, I2, I1, I0) and 3 outputs (Y2, Y1, Y0) works by encoding the highest priority active input into a 3-bit binary output. The output bits are determined as follows:

$$Y2 = (A7 + A6 + A5 + A4)$$

$$Y1 = (A7 + A6 + A3 + A2)$$

$$Y0 = (A7 + A5 + A3 + A1)$$

```
library ieee;
       use IEEE.STD_LOGIC_1164.ALL;
     Entity encoder8to3_vhdl is Port (
 3
4
5
6
7
8
9
               YO, Y1, Y2 : out STD_LOGIC;
               SO, S1, S2, S3, S4, S5, S6, S7: in STD_LOGIC
      end encoder8to3_vhdl;
10
       architecture Dataflow of encoder8to3_vhdl is
11
     ⊟begin
12
13
           Y0 <= (S1 or S3 or S5 or S7);
14
           Y1 <= (S2 or S3 or S6 or S7);
15
           Y2 <= (S4 or S5 or S6 or S7);
     Lend Dataflow;
16
17
```

Figure 17: VHDL code snippet of 8 to 3 encoder.

```
use IEEE.STD_LOGIC_1164.ALL;
                                         entity encoder8to3_TB is end entity encoder8to3_TB;
                                           parchitecture TestBenchArchitecture of encoder8to3_TB is
                                                                                                   component encoder8to3_vhdl is
   10
                                                                                                                                   11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
                                                                                               );
end component encoder8to3_vhdl;
                                                                                               signal S0_tb, S1_tb, S2_tb, S3_tb, S4_tb, S5_tb, S6_tb, S7_tb : std_logic;
signal Y0_tb, Y1_tb, Y2_tb : std_logic;
                                                          begin
                                                                                               DUT: encoder8to3_vhdl
                                                                                                                             S3 => S3_tb,
                                                                                                                                                                           S4 => S4_tb.
                                                                                                                                                                         S5 => S5_tb,
S6 => S6_tb,
31
32
stimulus_process: process
                                                                                                                                 in
s0_tb <= '1'; S1_tb <= '0'; S2_tb <= '0'; S3_tb <= '0'; S4_tb <= '0'; S5_tb <= '0'; S6_tb <= '0'; S7_tb <= '0';
wait for 10 ns;</pre>
                                                                                                                                   S0_tb \leftarrow 0'; S1_tb \leftarrow 1'; S2_tb \leftarrow 0'; S3_tb \leftarrow 0'; S4_tb \leftarrow 0'; S5_tb \leftarrow 0'; S6_tb \leftarrow 0'; S7_tb \leftarrow 0'
                                                                                                                                   wait for 10 ns;
                                                                                                                                   SO_{tb} <= '0'; S1_{tb} <= '0'; S2_{tb} <= '1'; S3_{tb} <= '0'; S4_{tb} <= '0'; S5_{tb} <= '0'; S6_{tb} <= '0'; S7_{tb} <= '
                                                                                                                                   wait for 10 ns;
                                                                                                                                 S0_tb <= '0'; S1_tb <= '0'; S2_tb <= '0'; S3_tb <= '1'; S4_tb <= '0'; S5_tb <= '0'; S6_tb <= '0'; S7_tb <= '0'; wait for 10 ns;
                                                                                                                                 S0_tb \leftarrow '0'; S1_tb \leftarrow '0'; S2_tb \leftarrow '0'; S3_tb \leftarrow '0'; S4_tb \leftarrow '1'; S5_tb \leftarrow '0'; S6_tb \leftarrow '0'; S7_tb \leftarrow '0'; wait for 10 ns;
                                                                                                                                   S0_tb \leftarrow 0'; S1_tb \leftarrow 0'; S2_tb \leftarrow 0'; S3_tb \leftarrow 0'; S4_tb \leftarrow 0'; S5_tb \leftarrow 0'; S5_tb \leftarrow 0'; S6_tb \leftarrow 0'; S7_tb \leftarrow 0'
                                                                                                                                   wait for 10 ns:
                                                                                                                                   S0_tb \Leftarrow '0'; S1_tb \Leftarrow '0'; S2_tb \Leftarrow '0'; S3_tb \Leftarrow '0'; S4_tb \Leftarrow '0'; S5_tb \Leftarrow '0'; S6_tb \Leftarrow '1'; S7_tb \Leftarrow '0'; S6_tb \Leftrightarrow '1'; S7_tb \Leftrightarrow \Leftrightarrow '1'; S7_
                                                                                                                                   wait for 10 ns;
                                                                                                                                   S0_tb \ll 0'; S1_tb \ll 0'; S2_tb \ll 0'; S3_tb \ll 0'; S4_tb \ll 0'; S5_tb \ll 0'; S5_tb \ll 0'; S6_tb \ll 0'; S7_tb \ll 0'; wait for 10 ns;
60
61
62
63
                                                                                                   end process stimulus_process;
                                                Lend architecture TestBenchArchitecture;
```

Figure 18: VHDL code snippet of 8 to 3 encoder test bench.




Figure 19: Block design file of 8 to 3 priority encoder.

# **Simulation:**

Include a screenshot of the vector waveform output file for all possible inputs.




Figure 20: Waveform output of the 8 to 3 encoder testbench VHDL code.

A7	A6	A5	A4	A3	A2	A1	A0	Y2	Y1	Y0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	X	0	0	1
0	0	0	0	0	1	X	X	0	1	0
0	0	0	0	1	X	X	Х	0	1	1
0	0	0	1	X	X	X	Х	1	0	0
0	0	1	X	X	X	X	X	1	0	1
0	1	Х	Х	X	X	X	Х	1	1	0
1	Х	Х	Х	X	X	X	Х	1	1	1

## 1-to-2 Demultiplexer

## **Functionality and Specifications:**

## What is the combinational logic function (Boolean function) of the circuit?

A 1-to-2 demultiplexer with 1 input (A), 2 outputs (Y0, Y1), and 1 select line (S) works by selecting one of the two outputs based on the select line. The output bits are determined as follows:

$$Y0 = \left(A \cdot \overline{S}\right)$$

$$Y1 = (A \cdot S)$$

```
library ieee;
 2
       use IEEE.STD_LOGIC_1164.ALL;
     曰entity demux1to2_vhdl is
白 Port ( s ^ · · ·
 3
4
5
6
           Port ( S, A : in STD_LOGIC;
                   YO, Y1 : out STD_LOGIC
7
8
       end demux1to2_vhdl;
9
       architecture Dataflow of demux1to2_vhdl is
10
11
     ⊟begin
12
          Y0 \le A and (not S);
13
          Y1 \le A and S;
       end Dataflow;
```

Figure 21: VHDL code snippet of 1 to 2 demux.

```
library ieee;
 2
       use IEEE.STD_LOGIC_1164.ALL;
 3
     pentity demux1to2_TB is
 4
5
6
7
     end entity demux1to2_TB;
     □architecture TestBenchArchitecture of demux1to2_TB is
 8
 9
           component demux1to2_vhdl is
10
                Port ( S, A : in STD_LOGIC;
                        YO, Y1 : out STD_LOGIC
11
12
                      );
13
           end component demux1to2_vhdl;
14
15
           signal A_tb, S_tb, Y0_tb, Y1_tb : std_logic;
16
17
      begin
18
           DUT: demux1to2_vhdl
19
               port map (
20
                    A => A_tb,
21
                    S => S_tb,
22
                    Y0 => Y0_tb,
23
                    Y1 => Y1_tb
24
               );
25
26
           stimulus_process: process
27
           begin
             A_tb <= '0';
28
             S_tb <= '0';
29
30
             wait for 10ns;
             S_tb <= '1';
31
             wait for 10ns;
32
33
34
             A_tb <= '1';
             S_tb <= '0';
35
             wait for 10ns;
S_tb <= '1';</pre>
36
37
38
             wait for 10ns;
39
40
           end process stimulus_process;
41
42
     Lend architecture TestBenchArchitecture;
```

Figure 22: VHDL code snippet of 1 to 2 demux test bench.




Figure 23: Block design file of a 1 to 2 demultiplexer.

## **Simulation:**

Include a screenshot of the vector waveform output file for all possible inputs.




Figure 24: Waveform output of the 1 to 2 demultiplexer testbench VHDL code.

S	A	Y1	Y0
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

#### **Generated VHDL code from Quartus**

```
p -- Copyright (C) 2022 Intel Corporation. All rights reserved.
            -- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and any partner logic
 3
            -- and other software and tools, and any partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
 5
 6
            -- Subscription Agreement, the Intel Quartus Prime License Agreement,
 9
            -- the Intel FPGA IP License Agreement, or other applicable license
           -- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors. Please
-- refer to the applicable agreement for further details, at
10
11
12
13
14
           -- https://fpgasoftware.intel.com/eula.
15
         p -- PROGRAM
16
                                    'Ouartus Prime'
                                  "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"
"Thu Mar 7 11:25:21 2024"
17
            -- VERSION
18
           -- CREATED
19
20
            LIBRARY ieee;
            USE ieee.std_logic_1164.all;
21
22
23
            LIBRARY work:
24
          ENTITY mux4tol IS
25
26
27
                 C
28
                     Input_A : IN STD_LOGIC;
                     Input_B : IN STD_LOGIC;
Input_C : IN STD_LOGIC;
Input_D : IN STD_LOGIC;
29
30
31
                     Input_SO : IN STD_LOGIC;
Input_S1 : IN STD_LOGIC;
32
33
34
                     Output_Y: OUT STD_LOGIC
35
                ):
           END mux4tol;
36
37
         ARCHITECTURE bdf_type OF mux4tol IS
38
         COMPONENT mux2tol
39
40
                PORT(A: IN STD_LOGIC;
B: IN STD_LOGIC;
Sel: IN STD_LOGIC;
41
42
43
                      Y : OUT STD_LOGIC
44
45
                );
46
           END COMPONENT:
47
            SIGNAL
48
49
                        SYNTHESIZED_WIRE_0 : STD_LOGIC;
                        SYNTHESIZED_WIRE_1 : STD_LOGIC;
            STGNAL
50
51
52
            BEGIN
53
54
55
            b2v_inst : mux2tol
56
          PORT MAP (A => Input_A,
57
58
                      B => Input_B,
59
                      Sel => Input_SO,
60
                      Y => SYNTHESIZED_WIRE_0);
61
62
           b2v_inst1 : mux2tol
63
          PORT MAP (A => Input_C,
64
65
                      B => Input_D,
66
                      Sel => Input_SO,
67
                      Y => SYNTHESIZED_WIRE_1);
68
69
70
           b2v_inst2 : mux2tol
          PORT MAP (A => SYNTHESIZED_WIRE_O,
71
72
                      B => SYNTHESIZED_WIRE_1,
73
74
75
                      Sel => Input_S1,
                      Y => Output_Y);
76
            END bdf_type;
```

Figure 25: Generated VHDL code of the 4 to 1 multiplexer bdf.

```
-- Copyright (C) 2022 Intel Corporation. All rights reserved.

-- Your use of Intel Corporation's design tools, logic functions

-- and other software and tools, and any partner logic

-- functions, and any output files from any of the foregoing

-- (including device programming or simulation files), and any

-- associated documentation or information are expressly subject

-- to the terms and conditions of the Intel Program License

-- Subscription Agreement, the Intel Quartus Prime License Agreement,

-- the Intel FPGA P License Agreement, or other applicable license

-- agreement, including, without limitation, that your use is for

-- the sole purpose of programming logic devices manufactured by

-- Intel and sold by Intel or its authorized distributors. Please

-- refer to the applicable agreement for further details, at

-- https://fpgasoftware.intel.com/eula.
  10
  11
12
13
  14
                       -- https://fpgasoftware.intel.com/eula.
  15
16
17
                                                            "Quartus Prime"
"Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"
"Thu Mar 7 11:25:51 2024"
                      -- CREATED
  18
  19
20
21
                           LIBRARY ieee;
USE ieee.std_logic_1164.all;
  22
                           LIBRARY work;
  23
24
25
26
27
                      eNTITY mux2tol_Sbit IS
                             PORT
                                        Input_Sel : IN STD_LOGIC;
Input_A : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
Input_B : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
Output_Y : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
  28
29
30
  31
   32
 33
34
35
                      END mux2to1_8bit;
                      ARCHITECTURE bdf_type OF mux2tol_8bit IS
  36
37
38
                     COMPONENT MIX2tol
PORT(A : IN STD_LOGIC;
B : IN STD_LOGIC;
Sel : IN STD_LOGIC;
   39
   40
                                             Y: OUT STD_LOGIC
  41
42
43
44
45
46
47
48
                        );
END COMPONENT;
                          SIGNAL OUTput_Y_ALTERA_SYNTHESIZED : STD_LOGIC_VECTOR(7 DOWNTO 0);
                           BEGIN
  49
                      b2v_inst : mux2to1

PORT MAP(A => Input_A(D),

& => Input_B(D),

Sel => Input_Sel,

Y => Output_Y_ALTERA_SYNTHESIZED(D));
 53
54
55
56
57
  58
59
60
                      61
  62
  63
64
65
                      b2v_inst2 : mux2tol

PORT MAP(A -> Input_A(2),

8 -> Input_B(2),

Sel -> Input_Sel,

Y -> Output_Y_ALTERA_SYNTHESIZED(2));
 66
67
68
69
  70
71
72
73
74
75
76
77
78
                      b2v_inst3 : mux2tol

PORT MAP(A -> Input_A(3),

B -> Input_B(3),

Sel -> Input_Sel,

Y -> Output_Y_ALTERA_SYNTHESIZED(3));
  79
80
81
82
                       b2v_inst4 : mux2tol

PORT MAP(A => Input_A(4),

B => Input_B(4),

Sel => Input_Sel,
  83
  84
                                             Y -> Output_Y_ALTERA_SYNTHESIZED(4));
  85
86
87
                      b2v_inst5 : mux2tol

PORT MAP(A => Input_A(5),

B => Input_B(5),

Sel => Input_Sel,

Y => Output_Y_ALTERA_SYNTHESIZED(5));
  88
  89
90
91
  92
  93
94
95
                      b2v_inst6 : mux2tol

PORT MAP(A -> Input_A(6),

8 -> Input_B(6),

Sel -> Input_Sel,

Y -> Output_Y_ALTERA_SYNTHESIZED(6));
  96
97
  98
100
                      b2v_inst7 : mux2tol

PORT MAP(A ⇒ Input_A(7),

8 ⇒ Input_B(7),

Sel ⇒ Input_Sel,

Y ⇒ Output_Y_ALTERA_SYNTHESIZED(7));
101
102
105
106
107
                       Output_Y <= Output_Y_ALTERA_SYNTHESIZED;
                           END bdf_type;
109
```

Figure 26: Generated VHDL code of the 2 to 1 multiplexer with 8-bit input & output bdf.

```
- Copyright (C) 2022 Intel Corporation. All rights reserved.
- Your use of Intel Corporation's design tools, logic functions
- and other software and tools, and any partner logic
- functions, and any output files from any of the foregoing
- (including device programming or simulation files), and any
- associated documentation or information are expressly subject
- to the terms and conditions of the Intel Program License
- Subscription Agreement, the Intel Quartus Prime License Agreement
- the Intel PFQA IP License Agreement, or other applicable license
- agreement, including, without limitation, that your use is for
- the sole purpose of programming logic devices manufactured by
- Intel and sold by Intel or its authorized distributors. Please
- refer to the applicable agreement for further details, at
- https://fpgasoftware.intel.com/eula.
  10
  11
12
13
14
15
16
17
18
                      -- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"
-- CREATED "Thu Mar 7 11:26:06 2024"
  19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
                           LIBRARY icce;
USE icce.std_logic_1164.all;
                           LIBRARY work;
                      ENTITY MUXStol IS
PORT
                                          Input_S0 : IN STD_LOGIC;
Input_S1 : IN STD_LOGIC;
Input_S2 : IN STD_LOGIC;
Input_A : IN STD_LOGIC;
Input_B : IN STD_LOGIC;
Input_C : IN STD_LOGIC;
Input_D : IN STD_LOGIC;
Input_E : IN STD_LOGIC;
Output_Y : Out STD_LOGIC;
  34
35
  Output
);
END muxStol;
                              ARCHITECTURE bdf_type OF muxStol IS
                                                SYNTHESIZED_WIRE_0 : STD_LOGIC;
                                                  SYNTHESIZED MIRE 1 STD_LOGIC;
SYNTHESIZED MIRE 2 STD_LOGIC;
SYNTHESIZED MIRE 2 STD_LOGIC
SYNTHESIZED MIRE 3 STD_LOGIC;
SYNTHESIZED MIRE 4 STD_LOGIC;
SYNTHESIZED MIRE 5 STD_LOGIC;
SYNTHESIZED MIRE 5 STD_LOGIC;
SYNTHESIZED MIRE 7 STD_LOGIC;
SYNTHESIZED MIRE 7 STD_LOGIC;
SYNTHESIZED MIRE 9 STD_LOGIC;
                            SIGNAL
SIGNAL
                             SIGNAL
                            SIGNAL
SIGNAL
SIGNAL
SIGNAL
SIGNAL
SIGNAL
SIGNAL
SIGNAL
                                                    SYNTHESIZED_WIRE_10:
                                                                                                              STD_LOGIC:
                                                    SYNTHESIZED_WIRE_11 :
SYNTHESIZED_WIRE_12 :
SYNTHESIZED_WIRE_13 :
SYNTHESIZED_WIRE_14 :
                             SIGNAL
                             STONAL
                       P BEGIN
                              SYNTHESIZED_WIRE_13 <= SYNTHESIZED_WIRE_0 OR SYNTHESIZED_WIRE_1;
                              SYNTHESIZED_WIRE_1 <= Input_A AND SYNTHESIZED_WIRE_2;
                             SYNTHESIZED WIRE 14 <= NOT(Input S1):
  70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
                             SYNTHESIZED_WIRE_11 <= SYNTHESIZED_WIRE_3 AND Input_S1;
                             Output_Y <= SYNTHESIZED_WIRE_4 OR SYNTHESIZED_WIRE_5;
                              SYNTHESIZED_WIRE_5 <= SYNTHESIZED_WIRE_6 AND SYNTHESIZED_WIRE_7;
                              SYNTHESIZED_WIRE_7 <= NOT(Input_S2);
                              SYNTHESIZED_WIRE_4 <= Input_E AND Input_S2;
  86
87
  88
                              SYNTHESIZED_WIRE_2 <= NOT(Input_S0);
  90
91
92
93
                              SYNTHESIZED_WIRE_0 <= Input_8 AND Input_SO;
  94
95
96
97
98
99
100
101
102
                              SYNTHESIZED WIRE 3 - SYNTHESIZED WIRE 8 OR SYNTHESIZED WIRE 9:
                              SYNTHESIZED_WIRE_9 <= Input_C AND SYNTHESIZED_WIRE_10;
                              SYNTHESIZED_WIRE_10 <= NOT(Input_50);
103
104
105
106
107
108
109
110
111
                              SYNTHESIZED_WIRE_8 <= Input_D AND Input_SO;
                              SYNTHESIZED_WIRE_6 <= SYNTHESIZED_WIRE_11 OR SYNTHESIZED_WIRE_12;
112
113
                             SYNTHESIZED_WIRE_12 <= SYNTHESIZED_WIRE_13 AND SYNTHESIZED_WIRE_14;
114
115
                              END bdf_type;
```

Figure 27: Generated VHDL code of the 5 to 1 multiplexer bdf.

```
-- Copyright (C) 2022 Intel Corporation. All rights reserved.
           -- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and any partner logic
-- functions, and any output files from any of the foregoing
           -- (including device programming or simulation files), and any
           -- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
 6
           -- Subscription Agreement, the Intel Quartus Prime License Agreement,
           -- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
10
11
           -- Intel and sold by Intel or its authorized distributors. Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
12
13
14
15
         P -- PROGRAM
16
                                "Quartus Prime"
                               "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"
"Thu Mar 7 11:26:16 2024"
17
18
           -- CREATED
19
           LIBRARY ieee;
USE ieee.std_logic_1164.all;
20
22
           LIBRARY work;
23
24
25
         ☐ ENTITY decoder3to8 IS
26
               PORT
27
               (
28
29
                    Input_SO : IN STD_LOGIC;
                   Input_S1 : IN STD_LOGIC;
Input_S2 : IN STD_LOGIC;
30
31
                    Output_YO : OUT STD_LOGIC;
32
33
                    Output_Y1 : OUT STD_LOGIC;
                   Output_Y2 : OUT STD_LOGIC;
Output_Y3 : OUT STD_LOGIC;
34
35
                    Output_Y4 : OUT STD_LOGIC;
                   Output_YS : OUT STD_LOGIC;
Output_Y6 : OUT STD_LOGIC;
36
37
38
                    Output_Y7 : OUT STD_LOGIC
39
          END decoder3to8;
40
41
42
         ARCHITECTURE bdf_type OF decoder3to8 IS
43
44
           SIGNAL
                       SYNTHESIZED_WIRE_12 : STD_LOGIC;
                       SYNTHESIZED_WIRE_13 : STD_LOGIC;
SYNTHESIZED_WIRE_14 : STD_LOGIC;
45
           SIGNAL
46
           SIGNAL
47
48
49
         ☐ BEGIN
50
51
52
53
           Output_YO <= SYNTHESIZED_WIRE_12 AND SYNTHESIZED_WIRE_13 AND SYNTHESIZED_WIRE_14;
54
55
56
57
           Output_Y1 <= SYNTHESIZED_WIRE_12 AND SYNTHESIZED_WIRE_13 AND Input_SO;
58
59
           SYNTHESIZED_WIRE_12 <= NOT(Input_S2);
60
61
62
63
           Output_Y2 <= SYNTHESIZED_WIRE_12 AND Input_S1 AND SYNTHESIZED_WIRE_14;
64
65
66
           Output_Y3 <= SYNTHESIZED_WIRE_12 AND Input_S1 AND Input_S0;
67
68
69
           Output_Y5 <= Input_S2 AND SYNTHESIZED_WIRE_13 AND Input_S0;
70
71
72
73
74
75
           Output_Y4 <= Input_S2 AND SYNTHESIZED_WIRE_13 AND SYNTHESIZED_WIRE_14;
           Output_Y6 <= Input_S2 AND Input_S1 AND SYNTHESIZED_WIRE_14;
76
77
78
79
80
           Output_Y7 <= Input_S2 AND Input_S1 AND Input_S0;
81
           SYNTHESIZED_WIRE_14 <= NOT(Input_S0);
82
83
84
85
           SYNTHESIZED_WIRE_13 <= NOT(Input_S1);
86
87
88
89
           END bdf_type;
```

Figure 28: Generated VHDL code of the 3 to 8 decoder bdf.

```
曰-- Copyright (C) 2022 Intel Corporation. All rights reserved.
      -- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and any partner logic
 3
      -- functions, and any output files from any of the foregoing
 4
 5
      -- (including device programming or simulation files), and any
      -- associated documentation or information are expressly subject
 6
 7
      -- to the terms and conditions of the Intel Program License
      -- Subscription Agreement, the Intel Quartus Prime License Agreement,
 8
 9
      -- the Intel FPGA IP License Agreement, or other applicable license
10
      -- agreement, including, without limitation, that your use is for
11
      -- the sole purpose of programming logic devices manufactured by
12
      -- Intel and sold by Intel or its authorized distributors. Please
      -- refer to the applicable agreement for further details, at
13
      -- https://fpgasoftware.intel.com/eula.
14
15
    □-- PROGRAM
                      "Quartus Prime"
16
                      "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"
17
      -- VERSION
                      "Thu Mar 7 11:26:28 2024"
18
      -- CREATED
19
20
      LIBRARY ieee;
21
      USE ieee.std_logic_1164.all;
22
23
      LIBRARY work;
24
    ⊟ENTITY encoder8to3 IS
25
26
         PORT
27
         (
    白
28
            Input_A : IN STD_LOGIC;
29
            Input_B : IN STD_LOGIC;
30
            Input_C :
                       IN STD_LOGIC:
31
            Input_D :
                       IN STD_LOGIC;
32
             Input_E :
                       IN STD_LOGIC;
33
             Input_F :
                       IN STD_LOGIC;
34
             Input_G :
                       IN STD_LOGIC;
35
            Input_H : IN STD_LOGIC;
36
            Output_Y0 : OUT STD_LOGIC;
37
            Output_Y1 : OUT STD_LOGIC;
38
            Output_Y2 : OUT STD_LOGIC
39
         );
40
      END encoder8to3;
41
42
    EARCHITECTURE bdf_type OF encoder8to3 IS
43
44
45
46
    ⊟BEGIN
47
48
49
50
      Output_YO <= Input_B OR Input_F OR Input_H OR Input_D;
51
52
53
      Output_Y1 <= Input_C OR Input_G OR Input_H OR Input_D;
54
55
56
      Output_Y2 <= Input_E OR Input_G OR Input_H OR Input_F;
57
58
59
      END bdf_type;
```

Figure 29: Generated VHDL code of the 8 to 3 encoder bdf.

```
E-- Copyright (C) 2022 Intel Corporation. All rights reserved.
       -- Your use of Intel Corporation's design tools, logic functions
      -- and other software and tools, and any partner logic
3
      -- functions, and any output files from any of the foregoing
 5
      -- (including device programming or simulation files), and any
 6
      -- associated documentation or information are expressly subject
7
      -- to the terms and conditions of the Intel Program License
 8
      -- Subscription Agreement, the Intel Quartus Prime License Agreement,
9
      -- the Intel FPGA IP License Agreement, or other applicable license
      -- agreement, including, without limitation, that your use is for -- the sole purpose of programming logic devices manufactured by
10
11
12
      -- Intel and sold by Intel or its authorized distributors. Please
      -- refer to the applicable agreement for further details, at
13
      -- https://fpgasoftware.intel.com/eula.
14
15

☐ -- PROGRAM
                       "Quartus Prime"
16
                       "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"
17
      -- VERSION
18
      -- CREATED
                      "Thu Mar 7 11:26:37 2024"
19
      LIBRARY ieee;
USE ieee.std_logic_1164.all;
20
21
22
23
      LIBRARY work;
24
     □ENTITY demux1to2 IS
25
26
         PORT
27
          (
     白
28
             Input_S : IN STD_LOGIC;
29
             Input_A : IN STD_LOGIC;
30
             Output_YO : OUT STD_LOGIC;
             Output_Y1 : OUT STD_LOGIC
31
32
33
      END demux1to2;
34
35
     EARCHITECTURE bdf_type OF demux1to2 IS
36
37
      SIGNAL
                SYNTHESIZED_WIRE_0 : STD_LOGIC;
38
39
40
     □BEGIN
41
42
43
44
      SYNTHESIZED_WIRE_0 <= NOT(Input_S);
45
46
47
48
      Output_YO <= SYNTHESIZED_WIRE_O AND Input_A;
49
50
51
      Output_Y1 <= Input_A AND Input_S;
52
53
54
      END bdf_type;
```

Figure 30: Generated VHDL code of the 1 to 2 demultiplexer bdf.

Conclusion: This exercise offered a practical exploration of digital circuit design and simulation techniques through the creating and testing of muxes, encoders, and decoders. By constructing these in Quartus and verifying its functionality in ModelSim, we gained an understanding of the behavior of muxes, encoders, and decoders, implemented them using both gates and VHDL code, as well as verifying the correctness of designs through waveform simulation sin ModelSim.