


Two Way Set Associative

- Same as direct map, but choose which cache to read/write to each time in comp stages
- use replacement policy there too
- way decision determines mux selects data, valid, dirty



outputs

wr, rd

wr, rd

wr, rd, write, en, comp, offset=0, cache-in

wr, rd, write, en, comp, offset=2

wr, rd, write, en, comp, offset=4

wr, rd, write, en, comp, offset=5

write word to dst cache

Back to idle