


Lab-exercise

Lab6:

Generation of a dual port RAM

Introduction

In this lab, so far the RGB signals were driven directly the hardware. We can change this and read the RGB values from a RAM. We can now split the system in two parts, whereby the **first subsystem** writes the values to be shown on the screen in the RAM and the **second subsystem** reads those values from the RAM and sends them to the screen. This means that two independent systems are reading from and writing to the RAM. In the following modules we will use a **processor** to write values calculated by software into the RAM. The easiest solution to avoid read and write conflicts is using a dual port synchronous RAM. This is a RAM with can be read and written simultaneously on two different addresses. We will generate such a RAM in this module.



Goal

The goal of this lab is making the student realize that in a system not all modules have to be designed from scratch, but to use as many existing and verified modules as possible. After this lab the student will Have an idea about which modules can be automatically generated with the Xilinx CoreGen module

generator. Know which output files CoreGen creates and what they are used for.

Knowledge background

None

Classification

Difficulty level (from 1 tot 5): 1

Time needed (without support): 0.5 hours

Input

You'll find the following folders/files for module4a:

- coregen/ram_vga_init.coe : file containing initialization values for the RAM

RAM parameters

1. Size of the RAM.

The Xilinx VirtexII FPGAs contains a limited amount of block RAM, each 18kbit in size(including the parity). In the XC2VP30 there are 136 of these block RAMs. This hence means you can use $136 \times 18\text{kbit} = 306\text{kB}$ block RAM. To drive a VGA screen with eight possible colors per pixel (a pixel is represented by 3 bits) we need $3 \times 640 \times 480\text{bits}$. That's $3 \times 37.5\text{kB} = 112.5\text{ kB}$ for the video RAM, leaving $306 - 112.5 = 193.5\text{ kB}$ we can use to implement other functionality later.

2. RAM Organisation

In the following modules we will connect the RAM to a processor via a 32 bits wide bus. Per word we can hence store the color information of 10 pixels. We are not going to use the 2 remaining bits in each word. For our 640×480 pixels we hence need $307200/10 (=30720)$ 32 bits wide memory spaces. This comes down to a minimum address width of 15 bits ($2^{15} = 32768$).




Figure 2

3. IO of the RAM

A side: is read and sent to the screen

clka : in

addra : in 15 bit

douta : out 32 bit

B side: is written and read by something that decides what has to be put on the screen.

clkb : in

addrb : in 15 bit

dinb : in 32 bit

web: in -- write enable

doutb: out 32 bit



Question : Do you know why the PowerPC processor should be able to write to AND read from the video RAM?

The lab


Use the Xilinx "CORE Generator" tool to generate the above mentioned RAM. You'll find the tool under the Programs>Xilinx ISE >Accessories menu.

1. Start a new project in themodule4a\coregen directory.


Make sure your Target Architecture is Virtex2P. Don't change the other options.



Click on Ok



Choose the right device. And click on OK.



Double click on Dual Port Block Memory.

Dual Port Block Memory

Parameters Core Overview Contact Web Links

LogiCORE

Dual Port Block Memory

Component Name:

Memory Size

Width A: Valid Range: 1..256 Depth A: Valid Range: 2..131072

Width B: Depth B:

Port A Options

Configuration: ☐ Read And Write ☐ Write Only ☒ Read Only

Write Mode: ☒ Read After Write ☐ Read Before Write ☐ No Read On Write

Port B Options

Configuration: ☒ Read And Write ☐ Write Only ☐ Read Only

Write Mode: ☒ Read After Write ☐ Read Before Write ☐ No Read On Write


<Back Next>

Page 1 of 4


Generate Dismiss Data Sheet... Version Info... ☐ Display Core Footprint

On the next two pages (page 2 and 3) leave the defaults as they are. In the datasheet you can find the exact meaning of all these parameters. Keeping the default parameters in short means that the interface is kept as simple as possible and that both sides are triggered by the rising edge of the clock and that the control signals (web) are active high. On the last page (page 4) you select "Load Init File" and fill in ram_vga_init.coe as filename. This results in 2 files being adapted:.

1. The EDIF netlist you need to implement the RAM on the FPGA. It will also contain the initial values for the RAM.
2. The .mif file used by the VHDL model during simulation. This file also contains the initial values for the RAM.



Then click on Generate.



Wait about ten minutes. The lab is finished.