

Project 2 - FIR Filter

Real-Time Digital Signal Processing - University of Nebraska

Zach Swanson

Contents

1	Introduction	3
2	Background	3
3	Project Description	3
3.1	Specifications	3
3.2	Filter Design	4
3.3	Program - myfir	4
3.4	Program - Audio Filtering	5
4	Results	6
4.1	MATLAB v Embedded Implementation	6
4.2	Filter Delay	6
4.3	Cycle Efficiency	6
4.4	Demonstration	8
5	Summary	8
6	Appendix	9

1 Introduction

The purpose of this project was to design an finite impulse response (FIR) filter and implement the filter in a real-time application using the Texas Instruments (TI) ezDSP5535 development board (ezDSP). This report will cover a brief background on FIR filter, outline the project requirements, describe the filter design, explain the embedded C implementation, and discuss the project results.

2 Background

A FIR filter is an impulse response that is finite in length $(M+1)$, where M is the filter order. The impulses that comprise the filter are referred to as filter coefficients or taps. The filter is applied to generate an output y by convolving the filter coefficients, h , with the input signal x . In other words, the filter impulse response is being flipped and drug along the input data stream, including past and current samples. As the the filter response is drug along the input, the past and current samples are being multiplied by the corresponding filter coefficient and summed to generate the output. Mathematically that is $y(n) = h_0x(n) + h_1x(n-1) + \dots + h_Mx(n-M)$. As this illustrates, a FIR filter is simply a series of multiply-and-accumulates (MACs). The more coefficients a filter has, the more MACs that are required to generate an output. This means that it takes longer to generate the output and this is a key concern when working in real-time applications.

A FIR filter is also defined by its frequency response. With any filter a certain frequency range is desired to be passed and other frequencies are desired to be reduced as much as possible. Ideally, the filter would pass signals up to an exact frequency and then cut off. However, this is not possible in practice, and a transition region must be accounted for. Therefore, a passband and stopband frequency are specified for a given filter to determine how large the transition band is. From these specifications and the amplitude of the filter in the passband and stopband, the filter coefficients can be extracted. The number of coefficients increases by narrowing the transition band and by increasing the attenuation in the stopband. Recall, more coefficients correlates to increased time required, so a tradeoff between filter processing time and filter quality must be made when designing a filter.

3 Project Description

3.1 Specifications

The test signal provided included a 1,000 Hz and 4,000 Hz sinusoid and the goal was to design a filter that removed the 4,000 Hz component. The filter pass- and stopbands were specified to be 0.2 dB and 60 dB, respectively. After designing the filter, it was implemented in C and the goal was to minimize the cycle requirements of the filter and to operate in real-time. Observations on the filter's delay, minimum number of cycles, and cpu usage were desired. Additionally, the cycle requirements of different ordered filters were desired to determine the relationship between filter order and cycle requirement. Finally, the filter was to be implemented with real-time audio input to provide filtered audio output and will be demonstrated.

3.2 Filter Design

The filter was designed with *fdatool*, a filter design tool from MATLAB. The tool allows users to specify passband and stopband frequencies and magnitudes, or frequencies and filter order, and generates coefficients based on the specifications. For the desired filter, the following specifications were used,

- Passband frequency: **1,300 Hz**
- Stopband frequency: **3,700 Hz**
- Passband amplitude: **0.2 dB**
- Stopband amplitude: **66 dB**

The frequencies were selected to provide a wide transition band, which corresponds to fewer filter coefficients. The 300 Hz above the desired frequency and below the unwanted frequency was an arbitrary decision to provide a 10% buffer. Based on the above specifications, *fdatool* generated an array of 54 filter coefficient corresponding to a 53rd order FIR filter. The coefficients were multiplied by 32,768 and rounded to convert to Q0.15 format for embedded implementation. Figure 1 shows the magnitude response of the filter, which clearly passes 1,000 Hz and stops 4,000 Hz.




Figure 1: Filter magnitude response

3.3 Program - myfir

Implementing the filter as a function in C required six inputs: input, filterCoeffs, output, delayLine, nx, and nh. Input and output were pointers for the data being passed into the

filter and being returned from the filter, respectively. `FilterCoeffs` was a pointer to the array of filter coefficients. `DelayLine` was a pointer to an array of past inputs. `Nx` was the number of data points being passed through the filter each function call and `nh` was the number of filter coefficients.

`DelayLine` was updated at the start of every function call such that the `nx` new data were placed at the end of `DelayLine`, which still contained the previous `(nh-1)` data samples. Then, a nested for loop, Listing 1, was used to perform the convolution to generate the output. The signed 16-bit or Q0.15 filter coefficients and input samples (`delayLine`) were typecasted to signed 32-bit or Q1.30 and multiplied. The product was accumulated in a Q1.30 sum variable each time through the interior for loop, which ran for a number of iterations equal to the number of coefficients. The commented-out code in line six, was the MAC implementation using intrinsics. After completing all MACs, the Q1.30 sum variable was bit-shifted right 15 bits and typecasted to a signed 16-bit integer to return a Q0.15 form output. After storing the output, `delayLine` was updated to shift the `(nh-1)` samples at the end of the array to the front of the array so the new `nx` samples could be loaded in the rear when `myfir()` was called next. Also, note the indices of `filterCoeffs` and `delayLine`: The `filterCoeffs` elements were called from front-to-back and the `delayLine` elements were called back-to-front. This corresponds to the flipping of the impulse response as discussed in Background.

Listing 2 shows the for loop and function call used to apply `myfir()` to single input samples. Special care was taken when passing `inputTestVector` and `out1` to the function because the location of input and output data from previous function calls had to be accounted for. Otherwise, every time `myfir()` was called the same input data would be filtered and the the output would be stored in the same location.

```

1  for (i = 0; i < nx; i++)
2  {
3      for (j = 0; j < nh; j++)
4      {
5          sum += ((int32_t)(filterCoeffs[j]) * (int32_t)(delayLine[i + nh - 1 - j]))
6              // sum = _smac(sum, filterCoeffs[j], delayLine[i + nh - 1 - j]);
7      }
8
9      output[i] = (int16_t)(sum >> 15);
10     sum = 0;
11 }

```

Listing 1: Snippet of code to perform convolution of filter and input data

```

1  for(i = 0; i < inLen; i += myNX)
2  {
3      myfir(&inputTestVector[i], h53, &out1[i], delayLine1, myNX, myNH);
4  }

```

Listing 2: Snippet of code the `myfir()` function call

3.4 Program - Audio Filtering

For the project demonstration, audio was played into the `ezDSP`, filtered and played back. To accomplish the audio loop, code was borrowed from the **aic3204** program. Listing 3 show the code used to read, filter and write the audio data. As there was left and right data, `myfir()` was called twice and two separate delay lines were used.

```

1  for ( sec = 0 ; sec < 10 ; sec++ )
2  {

```

```

3   for ( msec = 0 ; msec < 1000 ; msec++ )
4   {
5       for ( sample = 0 ; sample < 48 ; sample++ )
6       {
7           /* Read 16-bit left channel Data */
8           EZDSP5535_I2S_readLeft(&data1);
9
10          /* Read 16-bit right channel Data */
11          EZDSP5535_I2S_readRight(&data2);
12
13          /* Filter left channel Data */
14          myfir((int16_t *)&data1, h53, (int16_t *)&out1, delayLine1, 1, 54);
15
16          /* Filter right channel Data */
17          myfir((int16_t *)&data2, h53, (int16_t *)&out2, delayLine2, 1, 54);
18
19          /* Write 16-bit left channel Data */
20          EZDSP5535_I2S_writeLeft(out1);
21
22          /* Write 16-bit right channel Data */
23          EZDSP5535_I2S_writeRight(out2);
24      }
25  }
26 }

```

Listing 3: Snippet of code to read, filter and write data

4 Results

4.1 MATLAB v Embedded Implementation

If implemented correctly, the embedded filter should have produced very similar output compared to the MATLAB generated output, with some error from rounding. Figure 2 shows the graph of the output (top) of the embedded C and MATLAB implementations. As shown, the outputs are nearly identical. The bottom graph shows the absolute difference between the two outputs. It appeared that the greatest difference occurred at the peaks and valleys of the sinusoid.

As measure of similarity, the mean-squared error (MSE) between the C and MATLAB outputs was calculated. For the 240 samples recorded, a MSE of $2.95 * 10^{-8}$ was calculated. Again, the embedded C implementation was nearly identical to the theoretical MATLAB filter output.

4.2 Filter Delay

Theoretically, the delay of a FIR filter is equal to $\frac{M}{2}$. The designed filter was 53rd order; hence, the delay was expected to be 26.5 samples. To determine the actual delay, a 1,000 Hz sinusoid of one period in length was generated in MATLAB. The sinusoid was drug across the embedded filter output and at each increment the MSE was calculated. The sample number that corresponding to a minimum MSE was the number of delayed samples. Sample 26 and 27 were about equivalent and were the minimum, so it was concluded that the delay was 26.5 samples.

4.3 Cycle Efficiency

For a filter to be a real-time filter, the filter must be able to perform all MACs required on the input data and return the output before the next sample is obtained. For this project, the




Figure 2: MATLAB and embedded filter output, Difference graph

ezDSP operated at 100 MHz and the codec sampling rate was 48 MHz; therefore, the filter had 2,083 cycles per sample to perform all operations.

The implementation of the filter with standard code, as discussed in Program - myfir, and no optimization required 2,623 cycles. At that number of cycles, the filter would not be able to operate in real-time because it required more the 2,083 cycles per sample. Using code composer compiler optimization improved the cycle efficiency to 2130, 2125, 568 and 565 for level 0, 1, 2, and 3 optimization, respectively. At optimization levels 2 and 3, the filter would have been able to operate in real time.

The use of intrinsics, as discussed in Program - myfir, was also used to try and reduce the cycle requirements. With no optimization and using intrinsics, the filter used 2,787 cycles per sample. The cycle requirements increased with intrinsics, which was unexpected at level 0 and 1 optimization the intrinsics reduced cycle use to 2022 and 2019, respectively, which would have been able to run in real-time. However, at optimization levels 2 and 3 the intrinsic code was less efficient than standard code at 573 and 568 cycles per sample, respectively. It is unclear why the intrinsic decreased cycle efficiency.

The 565 cycles per sample was best cycle efficiency achieved. It was achieved with all critical pieces of memory in dual-access RAM. Memory was then placed in single-access RAM to observe the effect of memory allocation. With all memory allocated to single-access RAM, the number of cycles increased minimally to 571. The impact of memory type was less significant than expected.

The relationship between the number of coefficients and the cycle requirements was determined by collecting data from 60th, 70th, 80th, 90th, and 100th order filters at level 3 optimization. The results were 628, 718, 808, 898, and 988, respectively. Based on the data, the relationship was linear and equal to $9 * M + 88$. Based on this relationship, the maximum order filter that could be used in a real-time application was a 221st order filter. Such a filter was designed with fdatool and implemented; the cycle requirement was 2,077 cycles per sample,

which was within the real-time bounds.

The CPU requirements of the filter were not measured due to problems using the system analyzer tools.

4.4 Demonstration

The 53rd order filter was used to filter the audio samples. As mentioned, the presence of left and right audio sample required two filter operations per sample. Hence, to operate in real-time the filter had to have cycle efficiency less than 1,041 cycles per sample. Additionally, the cycles to read and write audio had to be accounted for so a cycle efficiency of 900 cycles per sample would be the approximate bound. The 53rd order filter at 565 cycles per sample was clearly under that bound. The loop to read, filter and write required 1,248 cycles. The filtered audio output was muffled and sounded distant. There was a distinct lack of sharpness to sounds that would likely be attributed to the high frequency components that are capable of producing rapid changes in sound.

5 Summary

The purpose of this project was to design an FIR filter and implement the filter in a real-time embedded system application. The project demonstrated the importance of cycle efficiency when operating in real-time. Any filter can be designed in MATLAB but trade-offs of time and quality must be made when implementing filters in a practical application. The real-time bound for this project was 2,083 cycles per sample and the filter implemented required 565 cycles at max optimization.

6 Appendix

```

1  /*
2   * main.c
3   */
4
5  #include "stdint.h"
6  #include "stdio.h"
7  #include "string.h"
8  #include "testVector.h"
9  #include "ezdsp5535.h"
10 #include "ezdsp5535_gpio.h"
11 #include "ezdsp5535_i2c.h"
12
13 #define myNH          54    // # of filter coefficients
14 #define myNX          1    // # of samples evaluated per function call
15 #define inLen         240  // # of total input samples
16
17 /* Coefficient array (length = 54) of a 53rd order FIR filter */
18 const int16_t h53[] =
19 {
20     24,    17,    17,    11,    -5,    -32,    -72,    -123,    -184,    -249,
21     -309,   -354,   -374,   -354,   -286,   -159,
22     32,    287,    601,    962,    1354,    1755,    2141,    2489,    2773,    2975,
23     3080,    3080,    2975,    2773,    2489,    2141,
24     1755,    1354,    962,    601,    287,    32,    -159,    -286,    -354,    -374,
25     -309,   -354,   -374,   -354,   -286,   -159,
26     -32,    -5,    11,    17,    17,    24
27 };
28
29 int16_t out1[inLen];
30
31 int16_t delayLine1[myNH + myNX - 1];
32 int16_t delayLine2[myNH + myNX - 1];
33
34 extern Int16 aic3204_loop_linein();
35
36 extern void myfir(const int16_t* input, const int16_t* filterCoeffs, int16_t* output,
37                  int16_t* delayLine, uint16_t nx, uint16_t nh);
38
39 /*
40 * main -
41 */
42
43 int main(void)
44 {
45     /* Initialize BSL */
46     EZDSP5535_init();
47
48     /* Initialize I2C */
49     EZDSP5535_I2C_init();
50
51     static uint16_t i;
52
53     /* Initialize output and delay line arrays to zeros */
54     memset(out1, 0, sizeof(out1));
55     memset(delayLine1, 0, sizeof(delayLine1));
56     memset(delayLine2, 0, sizeof(delayLine2));
57
58     while(1)
59     {
60         for(i = 0; i < inLen; i += myNX)
61         {
62             myfir(&inputTestVector[i], h53, &out1[i], delayLine1, myNX, myNH);
63         }
64     }
65 }

```

```
62 |  
63 |         aic3204_loop_linein( );  
64 |  
65 |         /* Clear out1 and delayLine1 */  
66 |         memset( out1, 0, sizeof( out1 ) );  
67 |         memset( delayLine2, 0, sizeof( delayLine2 ) );  
68 |         memset( delayLine2, 0, sizeof( delayLine2 ) );  
69 |     }  
70 |  
71 |     return 0;  
72 | }
```

Listing 4: main

```

1  #include "stdio.h"
2  #include "stdint.h"
3  #include "ezdsp5535.h"
4  #include "ezdsp5535_i2s.h"
5  #include "csl_i2s.h"
6
7  extern Int16 AIC3204_rset( Uint16 regnum, Uint16 regval);
8
9  extern void myfir(const int16_t* input, const int16_t* filterCoeffs, int16_t* output,
10                  int16_t* delayLine, uint16_t nx, uint16_t nh);
11
12  extern const int16_t h53[];
13
14  extern int16_t delayLine1[54];
15
16  extern int16_t delayLine2[54];
17
18  /*
19   *   AIC3204 Loop
20   *
21   *       Loops audio from LINE IN to LINE OUT
22   */
23  Int16 aic3204_loop_linein( )
24  {
25      Int16 sec, msec;
26      Int16 sample, data1, data2, out1, out2;
27
28      /* Configure AIC3204 */
29      AIC3204_rset( 0, 0x00 ); // Select page 0
30      AIC3204_rset( 1, 0x01 ); // Reset codec
31      EZDSP5535_waitusec(1000); // Wait 1ms after reset
32      AIC3204_rset( 0, 0x01 ); // Select page 1
33      AIC3204_rset( 1, 0x08 ); // Disable crude AVDD generation from DVDD
34      AIC3204_rset( 2, 0x01 ); // Enable Analog Blocks, use LDO power
35      AIC3204_rset( 123, 0x05 ); // Force reference to power up in 40ms
36      EZDSP5535_waitusec(50000); // Wait at least 40ms
37      AIC3204_rset( 0, 0x00 ); // Select page 0
38
39      /* PLL and Clocks config and Power Up */
40      AIC3204_rset( 27, 0x0d ); // BCLK and WCLK are set as o/p; AIC3204(Master)
41      AIC3204_rset( 28, 0x00 ); // Data offset = 0
42      AIC3204_rset( 4, 0x03 ); // PLL setting: PLLCLK <- MCLK, CODEC_CLKIN <- PLL CLK
43      AIC3204_rset( 6, 0x07 ); // PLL setting: J=7
44      AIC3204_rset( 7, 0x06 ); // PLL setting: HI_BYTE(D=1680)
45      AIC3204_rset( 8, 0x90 ); // PLL setting: LO_BYTE(D=1680)
46      AIC3204_rset( 30, 0x88 ); // For 32 bit clocks per frame in Master mode ONLY
47      // BCLK=DAC.CLK/N =(12288000/8) = 1.536MHz = 32*fs
48      AIC3204_rset( 5, 0x91 ); // PLL setting: Power up PLL, P=1 and R=1
49      EZDSP5535_waitusec(10000); // Wait for PLL to come up
50      AIC3204_rset( 13, 0x00 ); // Hi-Byte(DOSR) for DOSR = 128 decimal or 0x0080 DAC
51      // oversampling
52      AIC3204_rset( 14, 0x80 ); // Lo-Byte(DOSR) for DOSR = 128 decimal or 0x0080
53      AIC3204_rset( 20, 0x80 ); // AOSR for AOSR = 128 decimal or 0x0080 for decimation
54      // filters 1 to 6
55      AIC3204_rset( 11, 0x82 ); // Power up NDAC and set NDAC value to 2
56      AIC3204_rset( 12, 0x87 ); // Power up MDAC and set MDAC value to 7
57      AIC3204_rset( 18, 0x87 ); // Power up NADC and set NADC value to 7
58      AIC3204_rset( 19, 0x82 ); // Power up MADC and set MADC value to 2
59
60      /* DAC ROUTING and Power Up */
61      AIC3204_rset( 0, 0x01 ); // Select page 1
62      AIC3204_rset( 12, 0x08 ); // LDAC AFIR routed to HPL
63      AIC3204_rset( 13, 0x08 ); // RDAC AFIR routed to HPR
64      AIC3204_rset( 0, 0x00 ); // Select page 0
65      AIC3204_rset( 64, 0x02 ); // Left vol=right vol
66      AIC3204_rset( 65, 0x00 ); // Left DAC gain to 0dB VOL; Right tracks Left
67      AIC3204_rset( 63, 0xd4 ); // Power up left, right data paths and set channel

```

```

66  AIC3204_rset( 0, 0x01 ); // Select page 1
67  AIC3204_rset( 16, 0x00 ); // Unmute HPL , 0dB gain
68  AIC3204_rset( 17, 0x00 ); // Unmute HPR , 0dB gain
69  AIC3204_rset( 9 , 0x30 ); // Power up HPL,HPR
70  EZDSP5535_waitusec(100 ); // Wait
71
72  /* ADC ROUTING and Power Up */
73  AIC3204_rset( 0, 0x01 ); // Select page 1
74  AIC3204_rset( 52, 0x30 ); // STEREO 1 Jack
75  // IN2_L to LADC_P through 40 kohm
76  AIC3204_rset( 55, 0x30 ); // IN2_R to RADC_P through 40 kohm
77  AIC3204_rset( 54, 0x03 ); // CM_1 (common mode) to LADC_M through 40 kohm
78  AIC3204_rset( 57, 0xc0 ); // CM_1 (common mode) to RADC_M through 40 kohm
79  AIC3204_rset( 59, 0x00 ); // MIC_PGA_L unmute
80  AIC3204_rset( 60, 0x00 ); // MIC_PGA_R unmute
81  AIC3204_rset( 0, 0x00 ); // Select page 0
82  AIC3204_rset( 81, 0xc0 ); // Powerup Left and Right ADC
83  AIC3204_rset( 82, 0x00 ); // Unmute Left and Right ADC
84  AIC3204_rset( 0, 0x00 ); // Select page 0
85  EZDSP5535_waitusec(100 ); // Wait
86
87  /* Initialize I2S */
88  EZDSP5535_I2S_init();
89
90  /* Play Loop for 10 seconds */
91  for ( sec = 0 ; sec < 10 ; sec++ )
92  {
93      for ( msec = 0 ; msec < 1000 ; msec++ )
94      {
95          for ( sample = 0 ; sample < 48 ; sample++ )
96          {
97              /* Read 16-bit left channel Data */
98              EZDSP5535_I2S_readLeft(&data1);
99
100             /* Read 16-bit right channel Data */
101             EZDSP5535_I2S_readRight(&data2);
102
103             /* Filter left channel Data */
104             myfir((int16_t *)&data1, h53, (int16_t *)&out1, delayLine1, 1, 54);
105
106             /* Filter right channel Data */
107             myfir((int16_t *)&data2, h53, (int16_t *)&out2, delayLine2, 1, 54);
108
109             /* Write 16-bit left channel Data */
110             EZDSP5535_I2S_writeLeft(out1);
111
112             /* Write 16-bit right channel Data */
113             EZDSP5535_I2S_writeRight(out2);
114         }
115     }
116 }
117 EZDSP5535_I2S_close(); // Disble I2S
118 AIC3204_rset( 1, 0x01 ); // Reset codec
119
120 return 0;
121 }

```

Listing 5: aic3204 audio loop

```

1  /*
2  // *****
3  // *****
4  // **
5  // ** File Name: myfir.c
6  // **
7  // ** Author: David McCreight
8  // **
9  // ** Description:
10 // **
11 // **
12 // *****
13 // *****
14 */
15
16 /*****
17 ****                                I N C L U D E S
18 ****                                *****/
19
20 #include "stdint.h"
21 #include "stdio.h"
22
23 /*****
24 ****                                D E F I N I T I O N S
25 ****                                *****/
26
27 /*****
28 ****                                S T A T I C   V A R I A B L E S
29 ****                                *****/
30
31 /*****
32 ****                                G L O B A L   V A R I A B L E S
33 ****                                *****/
34
35 /*****
36 ****                                F U N C T I O N   D E F I N I T I O N S
37 ****                                *****/
38 void myfir(const int16_t* input,
39           const int16_t* filterCoeffs,
40             int16_t* output,
41             int16_t* delayLine,
42             uint16_t nx,
43             uint16_t nh)
44 {
45
46     uint16_t i;
47     uint16_t j;
48     long sum = 0;
49
50     /*
51     * Assumes delayLine length is nh - 1 + nx
52     */
53
54     // copy input samples to the delay line
55     for (i = 0; i < nx; i++)
56     {
57         delayLine[i + nh - 1] = input[i];
58     }
59
60     for (i = 0; i < nx; i++)
61     {
62         for (j = 0; j < nh; j++)
63         {
64             sum += ((int32_t)(filterCoeffs[j]) * (int32_t)(delayLine[i + nh
65 //             sum = _smac(sum, filterCoeffs[j], delayLine[i + nh - 1 - j]);
66             });

```

```
67         output[i] = (int16_t)(sum >> 15);
68         sum = 0;
69     }
70
71     // Update delay line for next function call
72     for (i = 0; i < (nh - 1); i++)
73     {
74         delayLine[i] = delayLine[nx + i];
75     }
76 }
77
78
79 /*****
80      E N D   O F   F I L E
81 *****/
```

Listing 6: myfir

```

1 testVector = 2 * ParseGenericDataFile( 'int16','testVector.dat' ) / 32786;
2 ccsOut = 2 * ParseGenericDataFile( 'int16', 'outFIR1smp.dat' ) / 32786;
3 matlabOut = filter( h53, 1, input(1,1:240) );
4
5 Tl=1/48;
6 fs=48000;
7 t=0:1:48;
8 pureSine=0.5*_sin(_2*pi*1000/fs*t_);
9
10 [ h1, w1 ] = freqz( h53, 1, 2048,fs);
11
12 mseTest = zeros( 100, 1 );
13 diff = zeros( 240, 1 );
14
15 for m = 1:100
16     mseTest( m, 1 ) = immse( pureSine, ccsOut(m:(m+48), 1 ) );
17 end
18
19 for k = 1:240
20     diff( k, 1 ) = abs( matlabOut( k, 1 ) - ccsOut( k, 1 ) );
21 end
22
23 mse1 = immse( ccsOut, matlabOut )
24
25 figure(1)
26 subplot( 2, 1, 1 )
27 plot( 1:1:240, ccsOut, 1:1:240, matlabOut, 'Linewidth', 2 )
28 grid on
29 legend( "C_Implementation", "MATLAB_Result" )
30 xlabel( "Sample" )
31 ylabel( "Amplitude" )
32 subplot( 2, 1, 2 )
33 plot(diff, 'Linewidth', 2 )
34 grid on
35 xlabel( "Sample" )
36 ylabel( "Absolute_Difference" )
37
38 figure(2)
39 plot( w1/1000, 20*log10(abs(h1)), 'Linewidth', 2 );
40 grid on
41 xlabel( "Frequency_(kHz)" )
42 ylabel( "Magnitude_(dB)" )

```

Listing 7: MATLAB analysis code