LAB 4 Report


Zach Mullaney zm4822 Joanna Enyioke jee2353

Part 1:

Behavioral waveform:



Dataflow waveform:




K-Map:

Next_State = ((~(all_button) & (~(ancel_button) & light_state)) | call_button

Dataflow Design:

Part 2:

State Diagram:



Waveform (used clk directly):



clkdiv.v

```
timescale lns / lps
3
        module clkdiv(
4
           input clk,
5
           input reset,
6
           output clk_out
7
       );
8
9
10
          reg [26:0] COUNT;
11
12 O
             assign clk_out=COUNT[26];
13
14 O
              always @(posedge clk)
15
              begin
   0
16
              if (reset)
17 : O
                 COUNT = 0;
18
              else
    0
19
                COUNT = COUNT + 1;
20
              end
21
        endmodule
22
```

Rising Edge Design File:

```
1 - `timescale lns / lps
2
 3
    module rising_edge_det (
                      // Fast system clock
 4
        input clk,
 5 ¦
       input signal,
 6 !
       input reset,
 7
        output reg outedge
 8
  );
 9
10
       wire slow clk;
11
        reg prev_signal; // Stores previous signal state for edge detection
12
13 '
        // Clock divider instance (provides `slow clk`)
14
       clkdiv cl(.clk(clk), .reset(reset), .clk_out(slow_clk));
15
16
       // Detect rising edge (0 → 1 transition) **on slow clock**
17
       always @(posedge slow_clk or posedge reset) begin
18 :
            if (reset)
19
                prev_signal <= 0;
20 1
            else
21
                prev_signal <= signal;
22
       end
23
24
        wire signal_rising = (signal == 1'bl) && (prev_signal == 1'b0); // Detect rising edge
25 :
26
        // Generate a 1-cycle pulse on slow_clk rising edge
27
        always @(posedge slow_clk or posedge reset) begin
28 :
            if (reset)
29
                outedge <= 0;
30 ;
            else
31
                outedge <= signal_rising; // `outedge` is high for 1 slow_clk cycle
32 :
       end
33
34
    endmodule
35 :
```

Testbench Rising Edge:


```
`timescale lns / lps
 2 :
 3  module tb_rising_edge_det;
 5 ¦
        reg clk;
 6
        reg signal;
 7
        reg reset;
 8
        wire outedge;
9
10
        rising_edge_det ul (
11
             .clk(clk),
12
             .signal(signal),
13
             .reset (reset),
14
             .outedge (outedge)
15
        );
16
17
        // Clock Generation
18 :
        always #5 clk = ~clk;
19
20 !
        // Test Sequence
21 🖯
        initial begin
22
            clk = 0;
23
            signal = 0;
24
            reset = 1;
25
            #20 reset = 0; // Release reset
26
27
28
            #50 signal = 1; // Rising edge
29
            #50 signal = 0; // Falling edge
30
            #50 signal = 1; // Another rising edge
            #50 reset = 1; // Reset again
31
32
            #50 reset = 0; // Release reset
33
                            // Wait to observe final behavior
             #100;
34 '
35
             $finish;
36 🖨
        end
37
38 endmodule
39
```

Part 2 Constraints:

```
1 ## SWITCH
 2 | set property PACKAGE_PIN V17 [get ports {signal}]
 3 : ## Sets the switch to use 3.3V logic
        set property IOSTANDARD LVCMOS33 [get ports {signal}]
  ## Clock signal - Uncomment if needed (will be used in future labs)
 7 | set property PACKAGE_PIN W5 [get ports {clk}]
       set property IOSTANDARD LVCMOS33 [get ports {clk}]
 9
        create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}]
10
11 : ##Buttons
12 set property PACKAGE_PIN U18 [get ports {reset}]
        set property IOSTANDARD LVCMOS33 [get ports {reset}]
13
14
15 : ## LEDs
16 | ## Connects the output c in our gate module to pin U16 (LEDO on-board)
17 set_property PACKAGE_PIN U16 [get_ports {outedge}]
18 ; ### Sets the LED to use 3.3V logic
19 set property IOSTANDARD LVCMOS33 [get ports {outedge}]
```

Part 3:

Waveform (used clk directly):



Design (time_mux_state_machine.v):

```
timescale lns / lps
 2 :
 3
         module time_mux_state_machine(
 4
             input clk,
 5
             input reset,
 6
             input [6:0] in0,
 7
             input [6:0] in1,
 8 :
             input [6:0] in2,
 9
             input [6:0] in3,
10
             output reg [3:0] an,
11
             output reg [6:0] sseg
12
         );
13
14
         reg [1:0] state;
15
         reg [1:0] next_state;
16
         wire clk_slow; // Slow clock signal from clkdiv
17
18
         !// Instantiate clkdiv
19
         clkdiv my_clkdiv (
20
             .clk(clk),
21
             .reset (reset),
22
             .clk_out(clk_slow)
23
         );
24
     O always @(*) begin
25
     0
26
            case(state) // State transition logic
     0
27
                 2'b00 : next_state = 2'b01;
     \circ
28
                 2'b01 : next_state = 2'b10;
     0
29
                 2'b10 : next state = 2'b11;
30
                 2'bl1 : next state = 2'b00;
31
             endcase
32
         end
33
34
         always @(*) begin
     0
35
            case (state) // Multiplexing logic
     0
36
                 2'b00 : begin sseg = in0;
                                            an = 4'blll0; end
     0
37
                 2'b01 : begin sseg = inl;
                                              an = 4'b1101; end
     \circ
38
                 2'bl0 : begin sseg = in2;
                                           an = 4'bl011; end
     0
39
                 2'bll : begin sseg = in3;
                                              an = 4'b01111; end
40
                 default: begin sseg = 4'b00000; an = 4'b1111; end
41
             endcase
42
         end
```

```
43
        /// Use slow clock for state transitions
   O always @(posedge clk_slow or posedge reset) begin
45
46 | O | if (reset)
47 : 0
               state <= 2'b00;
48
          else
49
        state <= next_state;
50
        end
51
52
     endmodule
```

clkdiv.v (same as Part 2):

```
1
        timescale lns / lps
2
3
        module clkdiv(
4 :
            input clk,
 5 ¦
            input reset,
 6 :
            output clk_out
7
       );
8
9
10
         reg [26:0] COUNT;
11
    0 :
12
            assign clk_out=COUNT[26];
13
14 :
               always @(posedge clk)
15
               begin
16 :
               if (reset)
17
                   COUNT = 0;
18 !
                else
19
                  COUNT = COUNT + 1;
20
                end
21
        endmodule
22
```

Testbench:

```
1
         `timescale lns / lps
 2 :
 3 🗇
         module tb_time_multiplexing_main;
 4 :
 5 ¦
             // Testbench signals
 6
             reg clk;
 7 :
             reg reset;
 8 :
             reg [15:0] sw; // Switch input
 9
             wire [3:0] an; // Anode output
             wire [6:0] sseg; // 7-segment display output
10
11
12
             // Instantiate the main multiplexing module
13
             time_multiplexing_main uut (
14
                 .clk(clk),
15
                 .reset (reset),
16
                 .sw(sw),
17
                 .an(an),
                 .sseg(sseg)
18 :
19
            );
20
21 :
             // Clock generation
22 : 0
             always #5 clk = ~clk; // 10ns clock period (100MHz simulated)
23
24
             // Test stimulus
25 🖯
             initial begin
26
                 // Initialize signals
27
                 clk = 0;
     0
28
                 reset = 1;
     0
29 :
                 sw = 16'h1234; // Input switches set to 0x1234
30
    0
31
                 #20 reset = 0; // Release reset after 20ns
32 ;
33
                 // Wait for some clock cycles to observe transitions
     0
34 '
                 #100;
35
36
                 // Change switch inputs
     0
37
                 sw = 16'hABCD;
     0
38
                 #100;
39
40
                 // Activate reset again to see the effect
     0
41
                 reset = 1;
     0
42
                 #20 reset = 0;
43
```

hexto7segment.v:

```
`timescale lns / lps
2
4 input[3:0] x,
5
    output reg [6:0] r
6 );
8 (*)
9 🖯 case (x)
           4'b0000 : r = 7'b0000001; //0
10 :
           4'b0001 : r = 7'b1001111; //1
11 !
           4'b0010 : r = 7'b0010010; //2
12
13 !
           4'b0011 : r = 7'b0000110; //3
14
           4'b0100 : r = 7'b1001100; //4
15
           4'b0101 : r = 7'b0100100; //5
16
           4'b0110 : r = 7'b0100000; //6
           4'b0111 : r = 7'b0001111; //7
17
           4'b1000 : r = 7'b00000000; //8
18 !
19
           4'b1001 : r = 7'b0000100; //9
20 :
           4'b1010 : r = 7'b0001000; //A
21
           4'b1011 : r = 7'b1100000; //b
22
           4'b1100 : r = 7'b0110001; //C
23 :
           4'b1101 : r = 7'b1000010; //d
24
           4'b1110 : r = 7'b0110000; //E
25 !
           4'b1111 : r = 7'b0111000; //F
26 🖨
        endcase
27 🖨 endmodule
```

Part 3 Constraints:

```
11 ## Clock signal - Uncomment if needed (will be used in future labs)
12 | set property PACKAGE_PIN W5 [get ports clk]
13
        set property IOSTANDARD LVCMOS33 [get ports clk]
14
        create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get ports clk]
15
16 ## Switches
17 | set property PACKAGE_PIN V17 [get ports {sw[0]}]
18
        set property IOSTANDARD LVCMOS33 [get ports {sw[0]}]
19 set property PACKAGE PIN V16 [get ports {sw[1]}]
20
       set property IOSTANDARD LVCMOS33 [get ports {sw[1]}]
21 set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
22
        set property IOSTANDARD LVCMOS33 [get ports {sw[2]}]
23 set property PACKAGE PIN W17 [get ports {sw[3]}]
24 !
      set property IOSTANDARD LVCMOS33 [get ports {sw[3]}]
25 | set property PACKAGE_PIN W15 [get ports {sw[4]}]
26
       set property IOSTANDARD LVCMOS33 [get ports {sw[4]}]
27 | set property PACKAGE_PIN V15 [get ports {sw[5]}]
        set property IOSTANDARD LVCMOS33 [get ports {sw[5]}]
28
29 | set property PACKAGE PIN W14 [get ports {sw[6]}]
30 i
        set property IOSTANDARD LVCMOS33 [get ports {sw[6]}]
31 | set property PACKAGE_PIN W13 [get_ports {sw[7]}]
32
        set property IOSTANDARD LVCMOS33 [get ports {sw[7]}]
33 | set property PACKAGE PIN V2 [get ports {sw[8]}]
34
       set property IOSTANDARD LVCMOS33 [get ports {sw[8]}]
35 set property PACKAGE_PIN T3 [get ports {sw[9]}]
36
       set property IOSTANDARD LVCMOS33 [get ports {sw[9]}]
37 set property PACKAGE PIN T2 [get ports {sw[10]}]
38 :
        set property IOSTANDARD LVCMOS33 [get ports {sw[10]}]
39 | set property PACKAGE_PIN R3 [get ports {sw[11]}]
       set property IOSTANDARD LVCMOS33 [get ports {sw[11]}]
40
41 | set property PACKAGE_PIN W2 [get ports {sw[12]}]
        set property IOSTANDARD LVCMOS33 [get ports {sw[12]}]
43 | set property PACKAGE PIN U1 [get ports {sw[13]}]
       set property IOSTANDARD LVCMOS33 [get ports {sw[13]}]
45 | set property PACKAGE_PIN T1 [get ports {sw[14]}]
       set property IOSTANDARD LVCMOS33 [get ports {sw[14]}]
46
47 | set property PACKAGE PIN R2 [get ports {sw[15]}]
48
       set property IOSTANDARD LVCMOS33 [get ports {sw[15]}]
```

```
89 : #7 segment display
 90 | set property PACKAGE_PIN W7 [get ports {sseg[6]}]
 91
         set property IOSTANDARD LVCMOS33 [get ports {sseg[6]}]
 92 set property PACKAGE_PIN W6 [get ports {sseg[5]}]
 93 :
        set property IOSTANDARD LVCMOS33 [get ports {sseg[5]}]
 94 set property PACKAGE_PIN U8 [get ports {sseg[4]}]
         set property IOSTANDARD LVCMOS33 [get ports {sseg[4]}]
 96 set property PACKAGE_PIN V8 [get ports {sseg[3]}]
 97 '
         set property IOSTANDARD LVCMOS33 [get ports {sseg[3]}]
 98 | set property PACKAGE_PIN U5 [get ports {sseg[2]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {sseg[2]}]
100 | set property PACKAGE_PIN V5 [get ports {sseg[1]}]
101
       set property IOSTANDARD LVCMOS33 [get ports {sseg[1]}]
102 | set property PACKAGE_PIN U7 [get_ports {sseg[0]}]
103
       set property IOSTANDARD LVCMOS33 [get ports {sseg[0]}]
104
105 : #set property PACKAGE PIN V7 [get ports dp]
106 | # set property IOSTANDARD LVCMOS33 [get ports dp]
107
108 set property PACKAGE_PIN U2 [get ports {an[0]}]
        set property IOSTANDARD LVCMOS33 [get ports {an[0]}]
109 ;
110 set property PACKAGE_PIN U4 [get ports {an[1]}]
111 '
      set property IOSTANDARD LVCMOS33 [get ports {an[1]}]
112 | set property PACKAGE_PIN V4 [get ports {an[2]}]
113
      set property IOSTANDARD LVCMOS33 [get ports {an[2]}]
114 ; set property PACKAGE_PIN W4 [get ports {an[3]}]
       set property IOSTANDARD LVCMOS33 [get ports {an[3]}]
115
116
117
118 ! ##Buttons
119 set property PACKAGE_PIN U18 [get ports reset]
120 set property IOSTANDARD LVCMOS33 [get ports reset]
```

All bitstream files are located in the lab submission folder.