


LAB 4 Report

Zach Mullaney zm4822


Joanna Enyioke jee2353

Part 1:

Behavioral waveform:



Dataflow waveform:



K-Map:

Call Cancel		Q	
		0	1
0	0	0	1
0	1	0	0
1	1	1	1
1	0	1	1

$$D = Q \text{ Call}' \text{Cancel}' + \text{Call} = \text{Next_state}$$


$$\text{Next_state} = ((\sim \text{call_button}) \& (\sim \text{cancel_button}) \& \text{light_state}) \mid \text{call_button}$$

Dataflow Design:


```
28 | // Dataflow
29 | wire next_state ;
30 |
31 | // Combinational block
32 | assign next_state = ((~call_button)&(~cancel_button)&(light_state)) | (call_button);
33 |
34 | // Sequential block
35 | always @( posedge clk ) begin
36 |     light_state <= next_state ;
37 | end
38 |
39 | endmodule
```

Part 2:

State Diagram:



Waveform (used clk directly):



clkdiv.v

```
1  `timescale 1ns / 1ps
2
3  module clkdiv(
4      input clk,
5      input reset,
6      output clk_out
7  );
8
9
10     reg [26:0] COUNT;
11
12     ○     assign clk_out=COUNT[26];
13
14     ○     always @(posedge clk)
15         begin
16             ○     if (reset)
17                 ○     COUNT = 0;
18             else
19                 ○     COUNT = COUNT + 1;
20         end
21
22     endmodule
```

Rising Edge Design File:

```
1  `timescale 1ns / 1ps
2
3  module rising_edge_det (
4      input clk,          // Fast system clock
5      input signal,
6      input reset,
7      output reg outedge
8  );
9
10     wire slow_clk;
11     reg prev_signal; // Stores previous signal state for edge detection
12
13     // Clock divider instance (provides `slow_clk`)
14     clkdiv cl(.clk(clk), .reset(reset), .clk_out(slow_clk));
15
16     // Detect rising edge (0 → 1 transition) **on slow clock**
17     always @(posedge slow_clk or posedge reset) begin
18         if (reset)
19             prev_signal <= 0;
20         else
21             prev_signal <= signal;
22     end
23
24     wire signal_rising = (signal == 1'b1) && (prev_signal == 1'b0); // Detect rising edge
25
26     // Generate a 1-cycle pulse on slow_clk rising edge
27     always @(posedge slow_clk or posedge reset) begin
28         if (reset)
29             outedge <= 0;
30         else
31             outedge <= signal_rising; // `outedge` is high for 1 slow_clk cycle
32     end
33
34 endmodule
35
```

Testbench Rising Edge:


```
1  `timescale 1ns / 1ps
2
3  module tb_rising_edge_det;
4
5      reg clk;
6      reg signal;
7      reg reset;
8      wire outedge;
9
10     rising_edge_det ul (
11         .clk(clk),
12         .signal(signal),
13         .reset(reset),
14         .outedge(outedge)
15     );
16
17     // Clock Generation
18     always #5 clk = ~clk;
19
20     // Test Sequence
21     initial begin
22         clk = 0;
23         signal = 0;
24         reset = 1;
25
26         #20 reset = 0; // Release reset
27
28         #50 signal = 1; // Rising edge
29         #50 signal = 0; // Falling edge
30         #50 signal = 1; // Another rising edge
31         #50 reset = 1; // Reset again
32         #50 reset = 0; // Release reset
33         #100; // Wait to observe final behavior
34
35         $finish;
36     end
37
38 endmodule
39
```

Part 2 Constraints:

```
1  ## SWITCH
2  set_property PACKAGE_PIN V17 [get_ports {signal}]
3  ## Sets the switch to use 3.3V logic
4      set_property IOSTANDARD LVCMOS33 [get_ports {signal}]
5
6  ## Clock signal - Uncomment if needed (will be used in future labs)
7  set_property PACKAGE_PIN W5 [get_ports {clk}]
8      set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
9      create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}]
10
11  ##Buttons
12  set_property PACKAGE_PIN U18 [get_ports {reset}]
13      set_property IOSTANDARD LVCMOS33 [get_ports {reset}]
14
15  ## LEDs
16  ## Connects the output c in our gate module to pin U16 (LED0 on-board)
17  set_property PACKAGE_PIN U16 [get_ports {outedge}]
18  ### Sets the LED to use 3.3V logic
19      set_property IOSTANDARD LVCMOS33 [get_ports {outedge}]
```

Part 3:

Waveform (used clk directly):



Design (time_mux_state_machine.v):

```

1  `timescale 1ns / 1ps
2
3  module time_mux_state_machine(
4      input clk,
5      input reset,
6      input [6:0] in0,
7      input [6:0] in1,
8      input [6:0] in2,
9      input [6:0] in3,
10     output reg [3:0] an,
11     output reg [6:0] sseg
12 );
13
14     reg [1:0] state;
15     reg [1:0] next_state;
16     wire clk_slow; // Slow clock signal from clkdiv
17
18     // Instantiate clkdiv
19     clkdiv my_clkdiv (
20         .clk(clk),
21         .reset(reset),
22         .clk_out(clk_slow)
23     );
24
25     always @(*) begin
26         case (state) // State transition logic
27             2'b00 : next_state = 2'b01;
28             2'b01 : next_state = 2'b10;
29             2'b10 : next_state = 2'b11;
30             2'b11 : next_state = 2'b00;
31         endcase
32     end
33
34     always @(*) begin
35         case (state) // Multiplexing logic
36             2'b00 : begin sseg = in0;    an = 4'b1110; end
37             2'b01 : begin sseg = in1;    an = 4'b1101; end
38             2'b10 : begin sseg = in2;    an = 4'b1011; end
39             2'b11 : begin sseg = in3;    an = 4'b0111; end
40             default: begin sseg = 4'b0000; an = 4'b1111; end
41         endcase
42     end

```



```

43 |
44 | // Use slow clock for state transitions
45 | ○ always @(posedge clk_slow or posedge reset) begin
46 | ○     if (reset)
47 | ○         state <= 2'b00;
48 | ○     else
49 | ○         state <= next_state;
50 |     end
51 |
52 | endmodule

```

clkdiv.v (same as Part 2):

```

1 | `timescale 1ns / 1ps
2 |
3 | module clkdiv(
4 |     input clk,
5 |     input reset,
6 |     output clk_out
7 | );
8 |
9 |
10 |     reg [26:0] COUNT;
11 |
12 | ○     assign clk_out=COUNT[26];
13 |
14 | ○     always @(posedge clk)
15 | ○     begin
16 | ○         if (reset)
17 | ○             COUNT = 0;
18 | ○         else
19 | ○             COUNT = COUNT + 1;
20 | ○         end
21 |
22 | endmodule

```

Testbench:

```
1  timescale 1ns / 1ps
2
3  module tb_time_multiplexing_main;
4
5      // Testbench signals
6      reg clk;
7      reg reset;
8      reg [15:0] sw; // Switch input
9      wire [3:0] an; // Anode output
10     wire [6:0] sseg; // 7-segment display output
11
12     // Instantiate the main multiplexing module
13     time_multiplexing_main uut (
14         .clk(clk),
15         .reset(reset),
16         .sw(sw),
17         .an(an),
18         .sseg(sseg)
19     );
20
21     // Clock generation
22     always #5 clk = ~clk; // 10ns clock period (100MHz simulated)
23
24     // Test stimulus
25     initial begin
26         // Initialize signals
27         clk = 0;
28         reset = 1;
29         sw = 16'h1234; // Input switches set to 0x1234
30
31         #20 reset = 0; // Release reset after 20ns
32
33         // Wait for some clock cycles to observe transitions
34         #100;
35
36         // Change switch inputs
37         sw = 16'hABCD;
38         #100;
39
40         // Activate reset again to see the effect
41         reset = 1;
42         #20 reset = 0;
43     end
```

```

44      // Run simulation for some more time
45      #200;
46
47      // Finish simulation
48      $finish;
49  end
50
51  endmodule
52

```

hexto7segment.v:

```

1  `timescale 1ns / 1ps
2
3  module hexto7segment (
4      input [3:0] x,
5      output reg [6:0] r
6  );
7
8  always @(*)
9      case (x)
10         4'b0000 : r = 7'b0000001; //0
11         4'b0001 : r = 7'b1001111; //1
12         4'b0010 : r = 7'b0010010; //2
13         4'b0011 : r = 7'b0000110; //3
14         4'b0100 : r = 7'b1001100; //4
15         4'b0101 : r = 7'b0100100; //5
16         4'b0110 : r = 7'b0100000; //6
17         4'b0111 : r = 7'b0001111; //7
18         4'b1000 : r = 7'b0000000; //8
19         4'b1001 : r = 7'b0000100; //9
20         4'b1010 : r = 7'b0001000; //A
21         4'b1011 : r = 7'b1100000; //b
22         4'b1100 : r = 7'b0110001; //C
23         4'b1101 : r = 7'b1000010; //d
24         4'b1110 : r = 7'b0110000; //E
25         4'b1111 : r = 7'b0111000; //F
26     endcase
27 endmodule

```

Part 3 Constraints:

```
11  ## Clock signal - Uncomment if needed (will be used in future labs)
12  set_property PACKAGE_PIN W5 [get_ports clk]
13      set_property IOSTANDARD LVCMOS33 [get_ports clk]
14      create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
15
16  ## Switches
17  set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
18      set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
19  set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
20      set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
21  set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
22      set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
23  set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
24      set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
25  set_property PACKAGE_PIN W15 [get_ports {sw[4]}]
26      set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
27  set_property PACKAGE_PIN V15 [get_ports {sw[5]}]
28      set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
29  set_property PACKAGE_PIN W14 [get_ports {sw[6]}]
30      set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
31  set_property PACKAGE_PIN W13 [get_ports {sw[7]}]
32      set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
33  set_property PACKAGE_PIN V2 [get_ports {sw[8]}]
34      set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
35  set_property PACKAGE_PIN T3 [get_ports {sw[9]}]
36      set_property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
37  set_property PACKAGE_PIN T2 [get_ports {sw[10]}]
38      set_property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
39  set_property PACKAGE_PIN R3 [get_ports {sw[11]}]
40      set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
41  set_property PACKAGE_PIN W2 [get_ports {sw[12]}]
42      set_property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
43  set_property PACKAGE_PIN U1 [get_ports {sw[13]}]
44      set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
45  set_property PACKAGE_PIN T1 [get_ports {sw[14]}]
46      set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
47  set_property PACKAGE_PIN R2 [get_ports {sw[15]}]
48      set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
```

```

89 | #7 segment display
90 | set_property PACKAGE_PIN W7 [get_ports {sseg[6]}]
91 |     set_property IOSTANDARD LVCMOS33 [get_ports {sseg[6]}]
92 | set_property PACKAGE_PIN W6 [get_ports {sseg[5]}]
93 |     set_property IOSTANDARD LVCMOS33 [get_ports {sseg[5]}]
94 | set_property PACKAGE_PIN U8 [get_ports {sseg[4]}]
95 |     set_property IOSTANDARD LVCMOS33 [get_ports {sseg[4]}]
96 | set_property PACKAGE_PIN V8 [get_ports {sseg[3]}]
97 |     set_property IOSTANDARD LVCMOS33 [get_ports {sseg[3]}]
98 | set_property PACKAGE_PIN U5 [get_ports {sseg[2]}]
99 |     set_property IOSTANDARD LVCMOS33 [get_ports {sseg[2]}]
100 | set_property PACKAGE_PIN V5 [get_ports {sseg[1]}]
101 |     set_property IOSTANDARD LVCMOS33 [get_ports {sseg[1]}]
102 | set_property PACKAGE_PIN U7 [get_ports {sseg[0]}]
103 |     set_property IOSTANDARD LVCMOS33 [get_ports {sseg[0]}]
104 |
105 | #set_property PACKAGE_PIN V7 [get_ports dp]
106 | # set_property IOSTANDARD LVCMOS33 [get_ports dp]
107 |
108 | set_property PACKAGE_PIN U2 [get_ports {an[0]}]
109 |     set_property IOSTANDARD LVCMOS33 [get_ports {an[0]}]
110 | set_property PACKAGE_PIN U4 [get_ports {an[1]}]
111 |     set_property IOSTANDARD LVCMOS33 [get_ports {an[1]}]
112 | set_property PACKAGE_PIN V4 [get_ports {an[2]}]
113 |     set_property IOSTANDARD LVCMOS33 [get_ports {an[2]}]
114 | set_property PACKAGE_PIN W4 [get_ports {an[3]}]
115 |     set_property IOSTANDARD LVCMOS33 [get_ports {an[3]}]
116 |
117 |
118 | ##Buttons
119 | set_property PACKAGE_PIN U18 [get_ports reset]
120 |     set_property IOSTANDARD LVCMOS33 [get_ports reset]

```

All bitstream files are located in the lab submission folder.