

# 2024 超大型積體電路電腦輔助設計概論

## 2024 Introduction to VLSI CAD

### Lab 9

學號：E14102305

姓名：簡笠恩


※作業要求的圖請使用 **電腦截圖程式** 截取，請勿用手機拍照的方式繳交

※Report 檔請以 pdf 的格式繳交

#### A. NAND

##### 1. Presim

i. 請截取 terminal 顯示 job concluded 的圖




```
140.116.156.6 - PuTTY
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim nor.pex.netlist
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % hspice testbench.sp -o pos
t.lis
Using: /usr/cad/synopsys/hspice/cur/hspice/linux64/hspice 'testbench.sp' -o pos
t.lis
Warning(s) associated with encrypted block(s) were suppressed due to encrypted c
ontent.

>info:          ***** hspice job concluded
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % wv &
[3] 28728
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim circuit.spi
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % hspice testbench.sp -o pos
t.lis
Using: /usr/cad/synopsys/hspice/cur/hspice/linux64/hspice 'testbench.sp' -o pos
t.lis

>info:          ***** hspice job concluded
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % S
```

ii. 請截取 WaveView 中的波形



## 2. Post-sim

i. 請截取 terminal 顯示 job concluded 的圖

```

140.116.156.6 - PuTTY


fontPath(SPS_FONT_PATH) = /usr/cad/synopsys/laker/cur/TTFont
Feature "Laker_L3_Plus" checked out successfully (Elapsed Time: 20.12s)

[1] Done wv
vlsicad6:/home/user2/vlsi24/vlsi2416 % vim circuit.sp
vlsicad6:/home/user2/vlsi24/vlsi2416 % vim circuit.spi
vlsicad6:/home/user2/vlsi24/vlsi2416 % cd VLSI
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI % cd VLSI
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI % cd Lab8
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim circuit.spi
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim nand.pex.netlist
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % hspice testbench.sp -o pos
t.lis
Using: /usr/cad/synopsys/hspice/cur/hspice/linux64/hspice 'testbench.sp' -o pos
t.lis
Warning(s) associated with encrypted block(s) were suppressed due to encrypted c
ontent.


>info: ***** hspice job concluded
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % wv &
[3] 28675
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 %


```

ii. 請截取 WaveView 中的波形




iii. DRC/LVS 結果





#### iv. Layout 截圖



### 3. 嘗試簡單說明 Presim 與 Post-sim 結果比較

可以發現我們 pre-sim 和 post-sim 的結果是相像的，這是因




為我們 pre-sim 是以參數去模擬我們的電路，而 layout 就是將真實樣貌畫在 board 上。所以結果相像我認為是應該的。

## B. NOR

### 1. Presim

- i. 請截取 terminal 顯示 job concluded 的圖




```
140.116.156.6 - PuTTY
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim nor.pex.netlist
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % hspice testbench.sp -o post.tlis
Using: /usr/cad/synopsys/hspice/cur/hspice/linux64/hspice 'testbench.sp' -o post.tlis
Warning(s) associated with encrypted block(s) were suppressed due to encrypted content.

>info:          ***** hspice job concluded
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % wv &
[3] 28728
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim circuit.spi
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % hspice testbench.sp -o post.tlis
Using: /usr/cad/synopsys/hspice/cur/hspice/linux64/hspice 'testbench.sp' -o post.tlis


>info:          ***** hspice job concluded
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % S
```

- ii. 請截取 WaveView 中的波形



### 2. Post-sim

- i. 請截取 terminal 顯示 job concluded 的圖




A screenshot of a PuTTY terminal window titled "140.116.156.6 - PuTTY". The terminal shows the execution of an hspice simulation. The user runs the command `hspice testbench.sp -o post.t.lis`. The output includes the message `***** hspice job concluded` and the file size `[3] 6746`. The user then runs `wx`, which results in `Command not found.` and `Exit 1`. The user then runs `wv`, which results in `***** hspice job concluded` and the file size `[3] 28728`. The terminal window has a green cursor at the end of the last line.

```
Using: /usr/cad/synopsys/hspice/cur/hspice/linux64/hspice 'testbench.sp' -o post.t.lis


>info:          ***** hspice job concluded
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % wx &
[3] 6746
wx: Command not found.
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 %
[3] Exit 1
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim circuit.spi
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim nor.pex.netlist
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % vim testbench.sp
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % hspice testbench.sp -o post.t.lis
Using: /usr/cad/synopsys/hspice/cur/hspice/linux64/hspice 'testbench.sp' -o post.t.lis
Warning(s) associated with encrypted block(s) were suppressed due to encrypted content.

>info:          ***** hspice job concluded
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 % wv &
[3] 28728
vlsicad6:/home/user2/vlsi24/vlsi2416/VLSI/VLSI/Lab8 %
```


- ii. 請截取 WaveView 中的波形




- iii. DRC/LVS 結果







iv. Layout 截圖



### 3. 嘗試簡單說明 Presim 與 Post-sim 結果比較

C. 可以發現我們 pre-sim 和 post-sim 的結果是相像的，這是因為我們 pre-sim 是以參數去模擬我們的電路，而 layout 就是將真實樣貌畫在 board 上。所以結果相像我認為是應該的。

#### D. 心得討論

這次 lab 是第一次畫 layout，我是從 inverter 先下手的，一開始沒有熟記裡面的規則可以說是碰到重重困難，還好的是什麼沒有，我的耐心和時間巨多，所以我努力不懈下，我順利地畫完 inverter 而有了這個經驗後，我在畫這次 lab 時就非常順利的完成了。