

National Cheng Kung University

Department of Electrical Engineering

Introduction to VLSI CAD (Spring 2024)

Lab Session 2

Design and Simulation of Carry-Lookahead Adder & Parallel-Prefix Adder & Multiplier

Name	Student ID	
簡笠恩	E14102305	
Practical Sections:	Points	Marks
Prob A	15	
Prob B	30	
Prob C	40	
Report	15	
Bonus	10	
Notes		

Due Date: 14:59, March 13, 2024 @ moodle

Deliverables

- 1) All Verilog codes including testbenches for each problem should be uploaded.
NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
NOTE: Please **DO NOT** upload waveforms!
- 3) **Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.**
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- 5) All Verilog file should get at least **90%** superLint Coverage.
- 6) **File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands**




Fig.1 File hierarchy for Homework submission

Objectives:


Help students get familiar with the CAD tools (VCS & Verdi) for digital logic design. Introduce different adder architectures and the algorithms behind them. Please go through the hands-on exercise step-by-step.

Prob A: Design Steps & Carry-Lookahead Adder

- 1) An adder is a digital circuit that performs addition of number. Please design a full adder in gate level.
- 2) The truth table of full adder

Inputs			Outputs	
A	B	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


- 3) Draw a full adder in **gate level**.



- 4) Design a full adder in **Structural coding** (The module name should be **FA**. And the file you include should be **FA.v**)
- 5) Carry-lookahead-adder uses carry generator to alleviate the lengthy carry

propagation procedure in ripple-carry-adder.


6) Derive the 8th carry bit C_8 (ex. $C_2 = A_1B_1 + (A_1 + B_1)C_1 = g_1 + p_1C_1 = g_1 + p_1g_0 + p_1p_0C_0$)



ex. $C_2 = A_1B_1 + (A_1 + B_1)C_1 = g_1 + p_1C_1 = g_1 + p_1g_0 + p_1p_0C_0$, $g_1 + p_1g_0 + p_1p_0C_0$ is the final result.

$$\begin{aligned}
 C_8 &= A_7B_7 + (A_7 + B_7)C_7 = g_7 + p_7C_7 = g_7 + p_7g_6 + p_7p_6C_6 = g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5C_5 \\
 &= g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5g_4 + p_7p_6p_5p_4C_4 = g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5g_4 + \\
 &\quad p_7p_6p_5p_4g_3 + p_7p_6p_5p_4p_3C_3 = g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5g_4 + p_7p_6p_5p_4g_3 + p_7p_6p_5p_4p_3g_2 \\
 &\quad + p_7p_6p_5p_4p_3p_2C_2 = g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5g_4 + p_7p_6p_5p_4g_3 + p_7p_6p_5p_4p_3g_2 + \\
 &\quad p_7p_6p_5p_4p_3p_2g_1 + p_7p_6p_5p_4p_3p_2p_1C_1 \\
 &= g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5g_4 + p_7p_6p_5p_4g_3 + p_7p_6p_5p_4p_3g_2 + p_7p_6p_5p_4p_3p_2g_1 + \\
 &\quad p_7p_6p_5p_4p_3p_2p_1g_0 + p_7p_6p_5p_4p_3p_2p_1p_0
 \end{aligned}$$

- 7) Design a 8-bit carry lookahead adder in **Structural coding** (The module name should be **CLA8**. And the file you include should be **CLA8.v**)
- 8) Design a 32-bit carry lookahead adder in **hierarchical coding** using previously designed CLA8 module. (The module name should be **CLA32**. And the file should be **CLA32.v**)



Signal	IO	Bits	Description
a	Input	32	Addend
b	Input	32	Augend
sum	Output	32	Result after calculating
overflow	Output	1	Overflow detection


- 9) Simulate your design with the following test pattern in sample testbench.
 (Hint: The command for compiling is **% vcs -R tb_CLA.32v -full64**)
 (Hint: The command for simulation is **%vcs -R tb_CLA32.v -debug_access+all -full64 +define+FSDB**)
- 10) Verify your design by comparing the simulation results with the results you predicted. If the results are not the same, please go back to 2) and revise your code. If the simulation results are correct, please snapshot the simulation result on the terminal and the waveform you dumped and explain your waveform.
 (Hint : The command to open nWave is **%nWave &**)
 In addition, you should check your coding style, and make sure that there are no error messages and coverage with Superlint must > 90 %. Snapshot the result and *calculate Superlint coverage*. (Hint: The command to open Superlint is **%jg -superlint superlint.tcl**)
- 11) You only need to upload your v-code to moodle, **do not** paste your code here.

Your simulation result on the terminal.

```
*****
**                                     **
** Congratulations !!               **
** Simulation PASS!!                **
**                                     **
*****
                                     |__||
                                     / 0.0 |
                                     /_____|
                                     / ^ ^ ^ \
                                     | ^ ^ ^ |w|
                                     \m__m_|

$finish called from file "tb_CLA32.v", line 100.
$finish at simulation time          66000
      V C S   S i m u l a t i o n   R e p o r t
Time: 660000 ps
CPU Time:      0.640 seconds;      Data structure size:  0.0Mb
Fri Mar  8 12:23:12 2024
CPU time: .560 seconds to compile + .637 seconds to elab + .446 seconds to link
+ .680 seconds in simulation
vlsicad9:/home/user2/vlsi24/vlsi2416/Lab2/Homework/CLA % nWave &
[1] 15544
vlsicad9:/home/user2/vlsi24/vlsi2416/Lab2/Homework/CLA % logDir = /home/user2/vl
si24/vlsi2416/Lab2/Homework/CLA/nWaveLog
```

Your waveform :



Explanation of your waveform :

我擷取一部份的程式出來 在左邊對出來的 A 為 606_0606,B 為 3535_3535
我們計算可得知 Sum 應該為 3b3b_3b3b,而最後我們寫的程式確實為 3b3b_3b3b

Superlint screenshot and coverage

	Description (Order by Category)
Category: FILEFORMAT (2)	
Tag: FIL_MS_DUNM (1)	"Module name 'pg_generation' differs from file name 'CLA8.v'"
Tag: FIL_NR_MMOD (1)	"More than one design-unit definition in file './CLA8.v'"
Category: CODINGSTYLE (4)	
Tag: WIR_NO_READ (1)	"More than one design-unit definition in file './CLA8.v'"
Tag: INS_NR_PTEX (1)	"Wire 'sh' defined in module 'CLA8' does not drive any object, but is assigned at least once"
Tag: OTP_UC_INST (2)	"A constant is used in a port expression"
	"Port 'cout' (which is being used as an output) of entity/module 'FA' is being driven inside the design, but not connect"
	"Port 'Cout' (which is being used as an output) of entity/module 'CLA8' is being driven inside the design, but not conn."

1-(6/23+79+14)=94.83%

```
[INFO (ISL018-2020)] ./CLA8.v:14: missing/wrong ports in instance
CLA32
[<embedded>] %
[<embedded>] % # Setup clock and reset
[<embedded>] % #clock clk; ## modify your clock name ##
[<embedded>] % #reset rst; ## modify your reset name ##
[<embedded>] %
[<embedded>] % # Extract checks
[<embedded>] % check superLint -extract
INFO (ISL018): Started extraction of structural checks
INFO (ISL016): Extracted 2 STRUCTURAL checks.
INFO (ISL016): Extracted 4 BASIC LINT checks.
6
[<embedded>] %
[<embedded>] % wc -l CLA32.v
23 CLA32.v
[<embedded>] % wc -l CLA8.v
79 CLA8.v
[<embedded>] % wc -l FA.v
14 FA.v
```

Prob B: Parallel-Prefix Adder

- 1) Parallel-prefix-adder reduces the complexity of the carry generation circuitry in carry-lookahead-adder.
- 2) Recursive formulation of carry bits:

$$Q(m, n) = \sum_{i=n}^m (\prod_{r=i+1}^m p_r) g_i$$


$$C_0 = 0$$

$$C_1 = A_1 B_1 + (A_1 \oplus B_1) C_0 = g_1 + p_1 C_0 = g_1 = Q(1, 1)$$

$$C_2 = A_2 B_2 + (A_2 \oplus B_2) C_1 = g_2 + p_2 C_1 = g_2 + p_2 g_1 = Q(2, 1) = p_2 Q(1, 1) + Q(2, 2)$$


$$C_3 = A_3 B_3 + (A_3 \oplus B_3) C_2 = g_3 + p_3 C_2 = g_3 + p_3 g_2 + p_3 p_2 g_1 = Q(3, 1) = p_3 p_2 Q(1, 1) + Q(3, 2)$$

$$C_4 = A_4 B_4 + (A_4 \oplus B_4) C_3 = g_4 + p_4 C_3 = g_4 + p_4 g_3 + p_4 p_3 g_2 + p_4 p_3 p_2 g_1 = Q(4, 1) = p_4 p_3 Q(2, 1) + Q(4, 3)$$



- 3) Design a full adder in **Structural coding** (The module name should be **FA**. And the file you include should be **FA.v**)
- 4) Design black cell & blue cell in **Structural coding** (The module name should be **black_cell** & **blue_cell**. And the file you include should be **black_cell.v** & **blue_cell.v**)
- 5) Design a 8-bit parallel-prefix-adder in **hierarchical coding** using black cell & blue cell as basic unit (The module name should be **PPA8**. And the file you include should be **PPA8.v**)
- 6) Design a 32-bit parallel-prefix-adder in **hierarchical coding** using previously designed PPA8 module. (The module name should be **PPA32**. And the file should

be PPA32.v)



Signal	IO	Bits	Description
a	Input	32	Addend
b	Input	32	Augend
sum	Output	32	Result after calculating
overflow	Output	1	Overflow detection


- 7) Simulate your design with the following test pattern in sample testbench.
 (Hint: The command for compiling is `% vcs -R tb_PPA32.v -full64`)
 (Hint: The command for simulation is `%vcs -R tb_PPA32.v -debug_access+all -full64 +define+FSDB`)
- 8) Verify your design by comparing the simulation results with the results you predicted. If the results are not the same, please go back to 2) and revise your code. If the simulation results are correct, please snapshot the simulation result on the terminal and the waveform you dumped and explain your waveform.
 (Hint : The command to open nWave is `%nWave &`)
 In addition, you should check your coding style, and make sure that there are no error messages and coverage with Superlint must > 90 %. Snapshot the result and *calculate Superlint coverage*. (Hint: The command to open Superlint is `%jg -superlint superlint.tcl`)
- 9) You only need to upload your v-code to moodle, **do not** paste your code here.

Your simulation result on the terminal.

```
*****
**                                     **
**  Congratulations !!               **
**                                     **
**  Simulation PASS!!               **
**                                     **
*****
                                     \_||
                                     / O.O |
                                     /_____|
                                     / ^ ^ ^ \
                                     | ^ ^ ^ |w|
                                     \m__m_|_||

$stop at time 34000 Scope: tb File: tb_PPA32.v Line: 101
ucli% finish
      V C S   S i m u l a t i o n   R e p o r t
Time: 340000 ps
CPU Time:      0.650 seconds;      Data structure size:  0.0Mb
Fri Mar 8 14:10:58 2024
CPU time: .641 seconds to compile + .637 seconds to elab + .493 seconds to link
+ .701 seconds in simulation
vlsicad9:/home/user2/vlsi24/vlsi2416/Lab2/Homework/PPA % nWave &
[1] 3626
vlsicad9:/home/user2/vlsi24/vlsi2416/Lab2/Homework/PPA % logDir = /home/user2/vl
si24/vlsi2416/Lab2/Homework/PPA/nWaveLog
```


Your waveform :



Explanation of your waveform :

我擷取一部份的波形出來 在左邊對出來的 A 為 404_0404,B 為 2525_2525 ,我們計算可得知 Sum 應該為 2929_2929,而最後我們寫的程式確實為 2929_2929

Superlint screenshot and coverage


	
<pre> PPA32 [<embedded>] % [<embedded>] % # Setup clock and reset [<embedded>] % #clock clk; ## modify your clock name ## [<embedded>] % #reset rst; ## modify your reset name ## [<embedded>] % [<embedded>] % # Extract checks [<embedded>] % check superLint -extract INFO (ISL018): Started extraction of structural checks INFO (ISL016): Extracted 5 STRUCTURAL checks. INFO (ISL016): Extracted 6 BASIC LINT checks. 11 [<embedded>] % [<embedded>] % wc -l black_cell.v 11 black_cell.v [<embedded>] % wc -l blue_cell.v 10 blue_cell.v [<embedded>] % wc -l FA.v 14 FA.v [<embedded>] % wc -l PPA8.v 89 PPA8.v [<embedded>] % wc -l PPA32.v 25 PPA32.v </pre>	
<p>1-11/(11+10+14+89+25)=92.62%</p>	

Prob C: Application


1) Design a 8*8-bit multiplier

- a. Using CLAs of Prob A
 - b. Using PPAs of Prob B
 - c. Design in gate level rather than behavioural modelling. (The module name should be **Multiplier_CLA & Multiplier_PPA**. And the file you include should be **Multiplier_CLA.v & Multiplier_PPA.v**)
- 2) Draw your hieratical structure.
 - 3) You only need to upload your v-code to moodle, do not paste your code here.
 - 4) Simulate your design with the testbench which includes all case of input.
 (Hint: The command for compiling is **% vcs -R tb_Multiplier.v -full64**)
 (Hint: The command for simulation is **% vcs -R tb_Multiplier.v -debug_access+all -full64 +define+FSDB**)
 - 10) Verify your design by comparing the simulation results with the results you predicted. If the results are not the same, please go back to 2) and revise your code. If the simulation results are correct, please snapshot the simulation result on the terminal and the waveform you dumped and explain your waveform.
 (Hint : The command to open nWave is **%nWave &**)
 In addition, you should check your coding style, there are no error messages and over 90% coverage with Superlint. Snapshot the result and *calculate Superlint coverage*. (Hint: The command to open Superlint is **%jg -superlint superlint.tcl**)

Draw your hieratical structure.



bonus
結構



Your simulation result on the terminal.

CLA

```

*Verdi* : Create FSDB file 'Multiplier_CLA.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*****
**                                     **
** Congratulations !!                **      |__||
**                                     **      / 0.0 |
**                                     **      /_____|
** Simulation PASS!!                 **      / ^ ^ ^ \ |
**                                     **      | ^ ^ ^ ^ |w|
**                                     **      \m__m_|_|
*****

$finish called from file "tb_Multiplier.v", line 90.
$finish at simulation time          32769000
      V C S   S i m u l a t i o n   R e p o r t
Time: 327690000 ps
CPU Time:      2.990 seconds;      Data structure size:  0.1Mb
Fri Mar  8 15:30:34 2024
CPU time: .660 seconds to compile + .638 seconds to elab + .437 seconds to link
+ 3.039 seconds in simulation
vlsicad9:/home/user2/vlsi24/vlsi2416/Lab2/Homework/Multiplier/Mult_CLA %
  
```


PPA

```
*Verdi* : Create FSDB file 'Multiplier_PPA.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*****
**                                     **      |__||
** Congratulations !!                **      / 0.0 |
**                                     **      /    |
** Simulation PASS!!                 **  / ^ ^ ^ \ |
**                                     **  [ ^ ^ ^ ^ |w|
*****                                **  \m__m_|_|


$finish called from file "tb_Multiplier.v", line 91.
$finish at simulation time          32769000
      V C S   S i m u l a t i o n   R e p o r t
Time: 327690000 ps
CPU Time:      6.600 seconds;      Data structure size:  0.1Mb
Fri Mar  8 15:36:02 2024
CPU time: .691 seconds to compile + .696 seconds to elab + .476 seconds to link + 6.648 seconds in simulation
vlsicad9:/home/user2/vlsi24/vlsi2416/Lab2/Homework/Multiplier/Mult_PPA %
```

Your waveform :

CLA



PPA



Explanation of your waveform :

CLA

從波形可知 A 為 1,B 為 7d,手動計算可得 7d,而程式出來的結果也是 7d

PPA

從波形可知 A 為 2,B 為 27(decimal:39),手動計算可得 4e(decimal:78),而程式出來的結果也是 4e.

Superlint screenshot and coverage

CLA

Violation Messages View

Description (Order by Category)
Category: FILEFORMAT (4)
Tag: FIL_MS_DUNM (2)
"Module name 'and_ab' differs from file name 'Multiplier_CLA.v'"
"Module name 'pg_generation' differs from file name 'CLA8.v'"
Tag: FIL_NR_MMOD (2)
"More than one design-unit definition in file './CLA8.v'"
"More than one design-unit definition in file './Multiplier_CLA.v'"
Category: CODINGSTYLE (8)
Tag: WIR_NO_READ (1)
"Wire 'sh' defined in module 'CLA8' does not drive any object, but is assigned a value"
Tag: INS_NR_PTEX (7)
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"

```
Multiplier_CLA
[<embedded>] %
[<embedded>] % # Setup clock and reset
[<embedded>] % #clock clk; ## modify your clock name ##
[<embedded>] % #reset rst; ## modify your reset name ##
[<embedded>] %
[<embedded>] % # Extract checks
[<embedded>] % check superlint -extract
INFO (ISL018): Started extraction of structural checks
INFO (ISL016): Extracted 0 STRUCTURAL checks.
INFO (ISL016): Extracted 12 BASIC LINT checks.
12
[<embedded>] %
[<embedded>] % wc -l Multiplier_CLA.v
117 Multiplier_CLA.v
[<embedded>] % wc -l FA.v
14 FA.v
[<embedded>] % wc -l CLA8.v
81 CLA8.v
```

$$1-12/117+14+81 = 94.34 \%$$

PPA

Category: FILEFORMAT (4)
Tag: FIL_MS_DUNM (2)
"Module name 'and_ab' differs from file name 'Multiplier_PPA.v'"
"Module name 'pg_generation' differs from file name 'PPA8.v'"
Tag: FIL_NR_MMOD (2)
"More than one design-unit definition in file './PPA8.v'"
"More than one design-unit definition in file './Multiplier_PPA.v'"
Category: CODINGSTYLE (11)
Tag: WIR_NO_READ (2)
"Wire 'p[0]' defined in module 'PPA8' does not drive any object, but is assigned at least once"
"Wire 'sh' defined in module 'PPA8' does not drive any object, but is assigned at least once"
Tag: WIR_NO_USED (1)
"Wire 'c[0]' defined in module 'PPA8' is unused (neither read nor assigned)"
Tag: INS_NR_PTEX (7)
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"
"A constant is used in a port expression"
Tag: OTP_UC_INST (1)
"Port 'p' (which is being used as an output) of entity/module 'pg_generation' is being driven inside the design, but n.

```

Multiplier_PPA
[<embedded>] %
[<embedded>] % # Setup clock and reset
[<embedded>] % #clock clk; ## modify your clock name ##
[<embedded>] % #reset rst; ## modify your reset name ##
[<embedded>] %
[<embedded>] % # Extract checks
[<embedded>] % check superlint -extract
INFO (ISL018): Started extraction of structural checks
INFO (ISL016): Extracted 7 STRUCTURAL checks.
INFO (ISL016): Extracted 15 BASIC LINT checks.
22
[<embedded>] %
[<embedded>] % wc -l black_cell.v
10 black_cell.v
[<embedded>] % wc -l blue_cell.v
10 blue_cell.v
[<embedded>] % wc -l PPA8.v
97 PPA8.v
[<embedded>] % wc -l Multiplier_PPA.v
116 Multiplier_PPA.v
[<embedded>] % wc -l FA.v
14 FA.v

```

$$1-22/97+116+10+10+14=91.09\%$$

Appendix A : Commands we will use to check your homework

Problem		Commands
ProbA	Compile	% vcs -R tb_CLA32.v -full64
	Simulate	% vcs -R tb_CLA32.v -debug_access+all -full64 +define+FSDB
ProbB	Compile	% vcs -R tb_PPA32.v -full64
	Simulate	% vcs -R tb_PPA32.v -debug_access+all -full64 +define+FSDB
ProbC	Compile	% vcs -R tb_Multiplier.v -full64

	Simulate	% vcs -R tb_Multiplier.v -debug_access+all -full64 +define+FSDB
--	----------	---