



Final Lab Report

Course No: 206

Course Title: Digital Logic Design

Submitted To:

Iffat Tamanna

Dept: CSE

Submitted By:

Md: Zobayer Hasan Nayem

Id: 19202103274

Section: 07

Dept: CSE

Lab - 01

①

Lab report :-

Verify the Behavior of Logic Gates using Truth Tables and Familiarization with Digital Logic Gates.

Logic Gates below :

② OR Gate

③ AND Gate ~~and how to make about~~

④ NOT Gate

⑤ NOR Gate

⑥ X-OR Gate

⑦ X-NOR Gate. Table for

Truth n OR Gates

A	B	X
0	0	0
0	1	1
1	0	1
1	1	1

$$X = A + B$$

input		output
A	B	X
0	0	0
0	1	1
1	0	1
1	1	1




②

Truth table for AND Gates


$$X = A \cdot B$$

Input		X = A · B
A	B	X = A · B
0	0	0
0	1	0
1	0	0
1	1	1



$$X = \bar{A}$$

A	X = \bar{A}
0	1
1	0



Inputs Outputs



X	A	\bar{A}
0	0	0
1	1	0
1	0	1
0	1	1

Truth Table for NOR Gate

③

$$X = \overline{A+B}$$



A	B	$A+B$	$\overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0



Truth table for NAND GATE

$$X = \overline{A \cdot B}$$

A	B	$A \cdot B$	$\overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0



(4)

Truth Table for x-or Gate

$$X = A \oplus B$$

$$\Rightarrow \overline{AB} + A\overline{B}$$

A	B	\overline{A}	\overline{B}	\overline{AB}	$A\overline{B}$	$\overline{AB} + A\overline{B}$
0	0	1	1	0	0	0
0	1	1	0	1	0	1
1	0	0	1	0	1	1
1	1	0	0	0	0	0




STAB diagram and sketch about

Truth Table for x-NOR Gate

$$X = \overline{A \oplus B}$$

$$\Rightarrow AB + \overline{A}\overline{B}$$


A	B	\overline{A}	\overline{B}	AB	\overline{AB}	$AB + \overline{AB}$
0	0	1	1	0	1	1
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	1	0	0	1	0	1




Conclusion :-

1. we have learnt how to implement circuits in protel software.
2. we have understand the digit simulation of any circuit in the software.
3. we have verified the truth table for each input/output combination.
4. we repeated the process for all others logic gates.

OR




AND_Gates




NOT_Gates







X_OR_Gates



X-NOR Gate



NOR_Gates



NAND_Gates

Lab - 02

①

Lab report : 2

Name of Experiment :

Implementation of basic gates Logic using universal Gates on probes.

Implementation all basic gates using NAND and NOR Gates.

Equipment:

1. NAND Gate
2. Logic Gate
3. Logic probe

A universal gate is a gate which can implement any Boolean function without need to use any other gate type.


So, the NAND and NOR gates are universal gates.

②

we will show that the AND, OR and NOT operation can be performed using only NAND gates.

OR Gate using NAND Gate.


$$\begin{aligned} X &= \overline{\overline{A} \cdot \overline{B}} \\ &= \overline{\overline{A}} + \overline{\overline{B}} \\ &= A + B \quad [\text{OR Gate}] \end{aligned}$$



AND Gate using NAND Gate.

AND Logic $X = A \cdot B$

$$\begin{aligned} X &= \overline{\overline{A} \cdot \overline{B}} \quad [\text{using NAND}] \\ &= \overline{\overline{A} \overline{B}} \quad [\text{Double NAND}] \\ &= AB \\ &= \text{AND Gate} \end{aligned}$$




NOT Gate using NAND Gate

(3)

$$x = \overline{A \cdot A} \quad [\text{NOT Logic and using NAND gate}]$$

$$= \overline{A}$$

$$= \text{NOT Gate}$$




XOR Gate using NAND Gate

$$x = \overline{\overline{AB} \cdot \overline{A\bar{B}}} \quad [\text{Output of XOR Gate using NAND}]$$

$$= \overline{AB + A\bar{B}}$$

$$= \overline{AB} + \overline{A\bar{B}}$$

= x = OR Gate.




NOR Gate using NAND Gate




$$x = \overline{\overline{A}\overline{B}}$$




$$= \overline{\overline{A} + \overline{B}}$$

$$= \overline{A + B}$$

- NOR








① Implementation all gates using NOR Gate

we will show that the AND, OR and NOT operation can be performed using NOR Gate.

OR Gate using NOR Gate

$$x = \overline{\overline{A+B}} \quad [\text{double NOR Gate use}]$$

$$= A+B \quad [\text{OR gate logic}]$$



AND using NOR Gate


②

$$X = \overline{\overline{A} + \overline{B}}$$

$$\Rightarrow \overline{A} \cdot \overline{B}$$

$$\Rightarrow A \cdot B$$

[AND Gate Logic]



NOT Gate using NOR Gate

$$X = \overline{A+A}$$

$$\Rightarrow \overline{A}$$

[NOT Gate]

$$X = \overline{A+A}$$

$$(\overline{A}+A) + (\overline{A}+A) = X$$

$$(\overline{A}+A) \cdot \overline{S} + (\overline{A}+A) \cdot \overline{R} = X$$

$$(\overline{A} \cdot \overline{S}) + (\overline{A} \cdot \overline{R}) = X$$

$$\overline{A} \cdot (\overline{S} + \overline{R}) = X$$

$$\overline{A} \cdot \overline{S} \cdot \overline{R} = X$$

(Simplifying)

$\overline{A} \cdot \overline{S} \cdot \overline{R} = X$

③


X-OR using NOR Gate

$$X = \overline{A+B} + \overline{\bar{A}+B}$$

$$\Rightarrow \overline{\bar{A}\cdot\bar{B}} + \overline{\bar{A}\cdot B}$$

$$\Rightarrow \bar{A}\bar{B} + A\bar{B}$$

$$\Rightarrow A \oplus B \quad [X-OR \text{ Gate}]$$



X-NOR using NOR Gate

$$X = \overline{A + (\bar{A} + B)} + \overline{B + (\bar{A} + B)}$$

$$\Rightarrow \overline{\bar{A} \cdot (\bar{A} + B)} + \overline{B \cdot (\bar{A} + B)}$$


$$\Rightarrow \overline{\bar{A} \cdot (\bar{A} + B)} + \overline{B \cdot (\bar{A} + B)}$$

$$\Rightarrow \bar{A} \cdot B + \bar{A} \cdot A + AB + B\bar{B}$$

$$\Rightarrow \overline{\bar{A} \cdot B + A \cdot \bar{B}}$$

$$\Rightarrow \overline{A \oplus B}$$

$$\Rightarrow \overline{AB} + AB \quad [X-NOR \text{ Gate}]$$



④

X-NOR Gate using NAND Gate



$$x = \overline{\overline{AB} \cdot \overline{AB}} \quad [\text{Output of X-NOR using NAND}]$$

$$= \overline{\overline{A} \cdot \overline{B} + AB}$$


$$= AB + \overline{A}\overline{B}$$

$$= \overline{A \oplus B}$$


= X-NOR Gate.




AND Using NAND Gate




OR Using NAND Gate




NOT Using NAND



X-OR Using NAND Gate



X_NOR Using NAND Gate



N-OR Gate Using NAND Gate

Conclusion:

1. we have learnt how to implement basic gates from universal gates.
2. we have learnt what is NAND and what is NOR.
3. we got two types of variant of each gates from NAND and NOR.
4. we have also learnt how to implement circuits in proteus software.
5. Lastly we understand the NAND or NOR gates to build up basic gates.

Name of experiment : Implementation of Boolean function

- Equipment :
- (i) Two input AND Gate
 - (ii) Two input OR Gate
 - (iii) NOT Gates
 - (iv) Logic Gates
 - (v) Logic probe

	1	0	1	0	A
	0	0	0	0	
L	0	0	0	0	
L	0	1	0	0	
0	1	1	0	0	
0	0	0	1	0	
0	1	0	1	0	
0	0	1	1	0	
L	0	1	1	0	
L	0	0	1	1	
0	0	1	0	1	
0	1	0	1	1	
L	0	1	1	1	
L	0	0	1	1	
0	1	0	1	1	
0	0	1	1	1	

Describe : The implementation of Boolean function by using Logic gates involves connecting output of one logic gate to the input of another gates. Commonly used Logic Gates are AND, OR, NOT Gates. This Boolean function implementation is very simple and easy form.

19202103274

$$F = \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + ABC\bar{D} + A\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D}$$
$$+ A\bar{B}CD$$

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

Implementation the Boolean function

$$F = \bar{A}\bar{B}C\bar{D} + \bar{A}BC\bar{D} + ABC\bar{D} + A\bar{B}CD + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}CD$$

$$\Rightarrow \bar{A}C\bar{D}(\bar{B}+B) + ABC\bar{D} + A\bar{B}CD + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}CD$$

[Distributive Law]

$$\Rightarrow \bar{A}C\bar{D} \cdot 1 + ABC\bar{D} + A\bar{B}\bar{D}(\bar{C}+\bar{C}) + A\bar{B}D(\bar{C}+C)$$

[Complement Law]

$$\Rightarrow \bar{A}C\bar{D} \cdot 1 + ABC\bar{D} + A\bar{B}\bar{D} \cdot 1 + A\bar{B}D \cdot 1$$

[Identity Law]

$$\Rightarrow \bar{A}C\bar{D} + ABC\bar{D} + A\bar{B}\bar{D} + A\bar{B}D$$

$$\Rightarrow C\bar{D}(\bar{A}+AB) + A\bar{B}(\bar{D}+D)$$

[Distributive Law]

$$\Rightarrow C\bar{D}(\bar{A}+A)(\bar{A}+B) + A\bar{B} \cdot 1$$

[Absorption Law]


$$\Rightarrow C\bar{D}(1 \cdot \bar{A}+B) + A\bar{B}$$

$$\Rightarrow C\bar{D}(\bar{A}+B) + A\bar{B}$$

A

Conclusion:

- ① Boolean function can be implemented using the basic gates.
- ② Logic gates are very small circuit that implement Boolean operation.
- ③ Boolean function are easy to implement by truth table & logic gates
- ④ we ~~can't~~ design the circuit to proteus software.



Lab Report → 04Name of Experiment :

Construct and test various adders and sub-traction circuit.

Equipment :

1. 2 input AND Gates
2. 3 input AND Gates
3. 2 input OR Gates
4. 4 input OR Gates
5. X-OR Gates
6. Not Gates
7. 3 input OR Gates

A	B	C	D	E
0	0	0	0	0
1	0	1	0	0
1	0	0	0	1
0	1	1	1	1

Description:

An adder is a digital circuit that performs addition of numbers. In many computers and other kinds of processors adders are used in the arithmetic logic units or other signed numbers representations require more logic around the basic adder. There are two types of adders:

- ① Half adder.
- ② full adder.

A	B	C	D	E
0	0	0	0	0
1	0	1	0	0
0	1	0	0	1
1	1	0	1	0

Half adder: The half adder circuit has two inputs (x and y) which add two input digit and generates a carry and a sum.

Half adder circuit doesn't consider the previous carry.

Full adder: The full adder circuit has three input (x , y and z) where z is a previous carry and (x and y) are a literal. The full adder generates a carry and sum.

It also considers the previous carry.

Half Adder

19202103274

This is the truth table of Half adder

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

result

$$S = x'y + xy' = x \oplus y$$

$$C = xy$$

This is the truth table of Full adder

x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

19202103274

K-map of carry

$xz \backslash yz$	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$C = xz + xy + yz$$

K-map of sum



$xz \backslash yz$	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S = x'y'z + x'y'z' + xy'z' + xyz$$

Circuit of full adder using half adder:

Equipment

- ① 2 AND Gate
- ② 2 XOR Gate
- ③ OR Gate



Simplification Full adder using half adder

$$S = x'y'z + x'yz' + xy'z' + xyz$$

$$= z'(x'y + xy') + z(x'y' + xy)$$

$$= z'(x \oplus y) + z(x \oplus y)'$$

$$= z \oplus (x \oplus y) \quad [\text{Combine two half adder}]$$

01	11	10	00	0
1	1	1	0	1

$$C = xy + yz + zx$$

$$= xy + yz(x+x') + xz$$

$$= xy + xyz + x'y'z + xz$$

$$= xy + x'y'z + xyz + zx$$

11	0	11	0	0
1	0	1	1	1

$$= xy + x'y'z + xz(y+1)$$

$$= xy + x'y'z + xz \cdot 1$$

$$= xy + x'y'z + xz(y+y')$$

$$= xy + x'y'z + xyz + xy'z$$

$$= xy(1+z) + xy'z + my'z$$

$$\Rightarrow xy + myz + xy'z$$

$$\Rightarrow xy + z(x'y + my')$$

$$\Rightarrow xy + z(x \oplus y) \quad [\text{Combine two half adders}]$$

So, we can say full adder make with two half adders.

Description :-

A subtractor logic circuit for calculating the difference between two numbers. The minuend and the numbers to be subtracted.

Half Subtractor :-

The half subtractor is also a building block for subtracting two binary numbers. It has two inputs and two outputs. This circuit is used to subtract two single bit binary numbers A and B. The D = Sub and B = borrow are two output states of half subtractor.

Full Subtractor :-

The full subtractor is used to subtract three 1-bit numbers A, B, and C, which are minuend, subtrahend and borrow respectively. The full subtractor has three input states and two outputs state. Sub = D and borrow = B

Half Subtractor

19202103274

A	B	Bn	D
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

d	ad	sd	d	b
0	00	00	0	0
1	11	11	1	0
1	10	10	0	1
0	01	01	1	1

Half Subtractor implement with K-map of Bonnioue

A	B	0	1
0	0	1	0
1	0	0	1

Look like (A, B)

$$B = \bar{A}B$$

Half Subtractor implement with K-map of D

A	B	0	1
0	0	1	0
1	1	0	0

00	11	10	00
11	11	01	00
00	01	00	11

$$D = \bar{A}\bar{B} + A\bar{B} = A \oplus B$$

B PRE SCHOOL

19202103274

Full Subtraction

A	B	C	Bn	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

(A, B) \rightarrow literal

		1	0	0
		0	0	1
		0	1	0

C \Rightarrow Previous Borrow

K-map for Borrow

		00	01	11	10
		0	1	1	1
A		0	0	1	0
X	Z	0	1	1	1
Y	B	1	0	0	1

$$\text{Borrow} = x'z + yz + xy$$

K-map fom D = sub



		00	01	11	10
		0	1	0	1
		1	1	0	0
A	BC	00	01	11	10
0	0	1	0	1	1
1	1	0	1	0	0

$$D = A'B'C + A'BC' + AB'C' + ABC$$



QUESTION


Conclusion:

1. we have learnt how to implement subtraction and Full Subtraction.
2. we also know how to work Half adders and how to get full adders from two half adders.
3. we learnt that, Half adder is an adder which adds two binary digits together, resulting in a sum and carry.
4. we also learnt Half Subtraction is another type of combinational circuit which is used to perform subtraction of two bits.
5. we also know, how to implements Half adder, full adder, and Half Subtraction and full Subtraction using in protues & software.



Full Adder





Full Subtractor

Lab-05

Name of Experiment: Design of code converters like BCD to Excess-3.

Describe: To understand the process of converting BCD to excess-3, it is required to have knowledge of number system and numbers base conversion.

The excess-3 binary code is an example of a self-complementary BCD code. A self-complementary binary code is a code which is always complimented in itself. By replacing the bit 1 to 0 and 0 to 1 of a number. The sum of all the 1's complement and the binary numbers of a decimal is equal to the binary numbers of decimal.

The process of BCD to excess-3. The excess-3 code can be calculating added 3 (0011) to each BCD code.

Truth table

A	B	C	P	W	X	Y	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

we will use the K-map method to design and make function of for the conversion of BCD to Excess-3.

AB CP	00	01	11	10
00	0	0	0	0
01	0	1	1	1
11	x	x	x	x
10	1	1	x	x

AB CP	00	01	11	10
00	1	00	1	1
01	1	10	11	1
11	x	x	x	x
10	1	1	x	x

$$w = A + BP + BC$$

AB CP	00	01	11	10
00		1	1	1
01	1	0	0	0
11	x	x	x	x
10	0	1	x	x

$$x = B'P + B'C + BC'P'$$

AB CP	00	00	10	11	10
00	1	0	0	1	0
01	1	0	1	1	0
11	x	x	x	x	x
10	1	0	x	x	x

$$y = C'P' + CP$$

AB	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	x	x	x	x
10	1	0	x	x

0	11
0	11
0	11
x	11
1	11


$$Z = P'$$

$$00 + 01 + 11 = 0$$

0L	1L	0L	00	11
1	1	1	00	
0	0	0	10	
x	x	x	x	11
x	x	1	0	01

$$1100 + 00 + 01 = X$$

0L	1L	10	00	11
0	1	0	1	00
0	1	0	1	10
x	x	x	x	11
x	x	0	1	01



Conclusion:

- ① we have learnt how to convert BCD to Excess-3 code.
- ② we have learnt that how to implement code.
- ③ we also learnt that how to use K-map using to the BCD to Excess-03 code.

Name of Experiment: Contrast and test combination

Logic circuit parity generator.

Equipment:

1. 8 input OR gate
2. 4 input AND gate
3. Not gate
4. Logic probe
5. Logic state

Description: A parity bit is a bit added to a string of binary code. parity bit are a simple form of error detecting code. parity bit are generally applied to the smallest units of a communication protocol, typically 8-bit octets (bytes). although they can also be applied separately to an entire message string of bits. The parity bit ensure that

the total numbers of 1-bits in the string is even or odd. There are two various of parity bit: even parity bit and odd parity bit.

Even parity: parity bit are added to transmitted message to ensure that the numbers of bit with a value of one in a set of bits add up to even on odd numbers. Even and odd parities are the two variants of parity checking modes. even parity can be more clearly explained by means of an example consider the transmitted message 1010001, which has three ones in it. This turned into even parity by adding a one, making the sequence 1 1010001, so that there are four ones (an even number). If the transmitted message has the form 1101001, which is already an even number, a zero is added to sustain the even parity.

Even parity

This is the truth table of Even parity.

w	x	y	p	o	Even parity
0	0	0	0	1	0
0	0	0	1	0	1
0	0	1	0	1	1
0	0	1	1	0	0
0	1	0	0	1	1
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	1	1
1	0	0	0	1	1
1	0	0	1	0	0
1	0	1	1	1	1
1	1	0	0	0	0
1	1	0	1	1	1
1	1	1	0	1	1
1	1	1	1	0	0

Re-map

$wx \backslash y\bar{p}$	00	01	11	10
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

$$\begin{aligned}
 F = & w'x'y'p + w'x'y\bar{p}' + w'xy'p' + w'xy\bar{p} + wxy'p \\
 & + wxy'p' + wxy\bar{p}' + wxy\bar{p}
 \end{aligned}$$

~~I~~ will design the circuit in protues software.

odd parity: odd parity can be more clearly explained through an example. Consider the transmitted message 101000_2 , which has three ones in it. This is turned into odd parity by adding a zero, making the sequence $0\ 101000_2$. Thus, the total number of ones remain at three, an odd number.

If the transmitted message has the form 110100_2 , which has four ones in it, this can be turned into odd parity by adding a one, making the sequence $1\ 110100_2$.

K-map for odd parity

odd

Diagram of odd Parity function no ①

$w'x'y'p$	00	01	11	10
00	1	0	1	0
01	0	1	0	1
11	1	0	1	0
10	0	1	0	1

Parity of class 000 = odd ②


$$F = w'x'y'p' + w'x'y'p + w'xy'p + w'xy'p' + wxy'p'$$


+ wxy'p + wxy'p + w'xy'p' ③

odd class 001 010 011 100 101

odd class 000 011 101 110 111

to find b





ODD Parity

Lab-06

Lab-06

Name of Experiment: To check the operation of 2 to 4 line Decoder / 3 to 8 line Decoder and design circuit.

Equipment :

1. 3 input AND gate

2. Not Gate

3. Logic probe

4. Logic state

Description: A ~~decoder~~ is a circuit that changes a code into a set of signals. It is called a decoder because it does the reverse of encoding, but we will begin our study of ~~encoder~~ decoders.

A common type of decoders is the line decoder which takes an ~~n~~-digit binary number and decodes into 2^n data lines. The simplest is the 2 to 4 line decoder.

The truth table of 2 to 4 line decoders:

A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$D_0 = \overline{A} \overline{B}$$

$$D_1 = \overline{A} B$$

$$D_2 = A \overline{B}$$

$$D_3 = AB$$

3 to 8 line Decoders

In 3 to 8 line decoders, it includes three inputs and eight outputs. Here the inputs are represented through ~~scratches~~, A, B, C. Whereas the output are represented through D₀, D₁, D₂ - - D₇.

The selection of 8 output can be done based on three inputs.

Truth table of 3 to 8 line Decoder

A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

set two bits of all binary code as 0

$$D_0 = \overline{A} \overline{B} \overline{C}$$

$$D_1 = \overline{A} \overline{B} C$$

$$D_2 = \overline{A} B \overline{C}$$

set two bits of all binary code as 0

$$D_3 = A \overline{B} \overline{C}$$

$$D_4 = A \overline{B} C$$



$$D_5 = A B \overline{C}$$

set two bits of all binary code as 0

$$D_6 = A B C$$

set two bits of all binary code as 0

$$D_7 = A B C$$



Conclusion

- ① we have learnt their how to operate 2 to 4 line Decoders.
- ② we have also learnt how to operate 3 to 8 line Decoders.
- ③ we have learnt how to find out the relation between input and output of a Decoder.
- ④ we have also learnt how to implement a circuit of Decoders using Basic gates.

Lab-07

Lab-07

Name of Experiment :- To check the operation of Active Low decoders, Binary code Decimal encoders, Designing of octal to Binary encoder and Hexadecimal to BCD encoders.

Equipment :-

1. 2 input OR gate
2. 5 input OR gate
3. 8 input OR gate
4. Logic probe
5. Logic stick
6. Not gate
7. 3 input AND gate.

Description :- An encoder is a combinational circuit that performs the reverse operation of Decoders. It has maximum of 2^n input lines and 'n' output lines.

It will produce a binary code equivalent to the input which is active High. Therefore the

the encoder encodes 2^m input lines with 'n' bits. It is optional to represent the enable signal in encoders.

Demux

Demultiplex (Demux) is the reverse of the multiplexer process — combining multiple unrelated analog or digital signal streams into one signal over a single shared medium, such as a single conductor of copper wire, wine wire or fiber optic cable.

The demux is also known as 2-to-4 Demultiplexer which means that it has two select line and 4 output line.

truth table of Demux

E	A	B	D ₀	D ₁	D ₂	D ₃
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

Function :

$$D_0 = \overline{E_0 + x + y} = E'x'y'$$


$$D_1 = \overline{E'xy}$$

$$D_2 = \overline{E'x'y'}$$

$$D_3 = \overline{E'xy}$$

8 to 3 line Encoder

The 8 to 3 line encoder or octal to binary encoder consists of 8 inputs : E₀ to E₇ and 3 outputs A B C. Each input line corresponds to each octal digit and three outputs generate corresponding binary code.



8 to 3 line encoder truth table

E ₀	E ₁	E ₂	E ₃	E ₄	E ₅	E ₆	E ₇	A	B	C
1								0	0	0
1								0	0	1
	1							0	1	0
		1						0	1	1
			1					1	0	0
				1				1	0	1
					1			1	1	0
						1		1	1	1

function of 8 to 3 line Encoder

$$A = \overline{E_1} + \overline{E_3} + \overline{E_5} + \overline{E_7}$$

$$B = E_2 + E_3 + E_6 + E_7$$

$$C = E_1 + E_5 + E_6 + E_7$$

Decimal to BCD Encoders

The 10 to 4 line encoder consists of 10 input this is the decimal numbers and 4 output this is the Binary coded Decimal numbers system. it contains 4 output. Each input line corresponds to each Decimal to BCD generate corresponding binary code.

Truth table of Decimal to BCD encoder

E_0	E_1	E_2	E_3	E_4	E_5	E_6	E_7	E_8	E_9	A	B	C	D
1										0	0	0	0
	1									0	0	0	1
		1								0	0	1	0
			1							0	0	1	1
				1						0	1	0	0
					1					0	1	0	1
						1				0	1	1	0
							1			0	1	1	1
								1		1	0	0	0
									1	1	0	0	1

Function of decimal to BCD encoder

$$A = E_8 + E_9$$

$$B = E_4 + E_5 + E_6 + E_7$$

$$C = E_2 + E_3 + E_6 + E_7$$



$$D = E_1 + E_3 + E_5 + E_7 + E_9$$



16 To 4 line Encoders

The Hexadecimal to Binary encoders usually consists of 16 line to 4 output lines. Each input line corresponds to the each decimal digit and 4 outputs corresponds to the BCD code. This encoder accepts the decoded decimal data as an inputs and encodes it to the BCD output which is available on the output lines.

Truth table of 16 to 4 line encoders

E_0	E_1	E_2	E_3	E_4	E_5	E_6	E_7	E_8	E_9	E_{10}	E_{11}	E_{12}	E_{13}	E_{14}	E_5	A	B	C	D
1																0	0	0	0
1																0	0	0	1
1																0	0	1	0
1																0	0	1	1
1																0	1	0	0
1																0	1	0	1
1																0	1	1	0
1																1	0	0	0
1																1	0	0	1
1																1	0	1	0
1																1	0	1	1
1																1	1	0	0
1																1	1	0	1
1																1	1	1	0
1																1	1	1	1





Conclusion:

- ① we have learnt that how work Demux and Encoder.
- ② we have learnt that the difference between Decoder and Encoder.
- ③ we also learnt that how to Design Decimal to BCD Encoder.
- ④ we also learnt that how to Design Octal to BCD Encoder.
- ⑤ we have learnt that how to Design Hexa to BCD Encoder.
- ⑥ we also learnt how to implement those encoders using basic gates in protel.

Lab - 08

Lab-08

Name of Experiment: Implementation of mux, 2 to 1 mux, 4 to 1 mux, quadruple 2 to 1 line mux, 1 to 4 line demux.

Equipment:

1. 2 input AND Gate
2. Not Gate
3. 2 input AND Gate
4. 4 input OR Gate
5. 4 input AND Gate
6. Logic probe
7. Logic state

Description: De-multiplexer is a combinational circuit that performs the reverse operation of multiplexer.

It has single input, 'n' selection lines and maximum of 2^n outputs. The input will be connected to one of these outputs based on the values of selection lines.

Since there are 'n' selection lines, there will be 2^n possible combinations of zeros and ones. So, each

Combination can select only one output. De-multiplexers is also called as De-Mux.

Implementation of 2 to 1 line multiplexers:

A 2 to 1 multiplexer consists of two inputs

D_0 & D_1 , one select input s and one output

i.e. Depending on the select signal, the output is connected to either of the inputs. Since there are two input signals, only two ways are possible to connect the inputs to the outputs.

So one select is needed to do these operations.

If the select line is low, then the output will be switched to D_0 input, whereas if select line is high, then the output will be switched to D_1 input.

The value of the select input, the inputs

D_0, D_1 are produced at outputs. The output

is D_0 when Select Value is $S=0$ and the

output is D_1 when Select Value is $S=1$.

The truth table of 2 to 1 mux

S	D ₀	D ₁	Y
0	0	x	0
0	1	x	1
1	x	0	0
1	x	1	1

Function is $y = \overline{S}D_0 + SD_1$

Implement 4 to 1 Mux

A 4 to 1 mux consists four data inputs lines as

D_0 to D_3 , two select lines as S_0 and S_1 and

single output line y . The select lines S_0 and S_1

Select one of the four input lines to connect the output line. The four input combinations 00, 01, 10, 11 on the select lines respectively switches the input D_0, D_1, D_2 D_3 to the output. That means when $S_0=0$ and

$S_1=0$ the output at y is D_0 , similarly y is D_1

if the selected inputs $S_0=0$ and $S_1=1$ and

so on.



For 2 to 1 line quadruple mux

S	Output
0	A
1	B

Demultiplexers: De multiplexer is a combinational circuit that performs the reverse operation of multiplexers. It has single input, 'n' selection lines and maximum of 2^n outputs. The input will be connected to one of these outputs, based on the values of selection lines. De-multiplexer is also called as Demux.

S ₁	S ₀	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Truth Table of 1 to 4 line demux



Lab-09

Lab-09

Name of Experiment: Implement Designing of 4 bit magnitude comparators

and magnitude comparison using (a) Implementing a full adder using (i) Decoders (b) Multiplexers.

Equipment:


- ① 2 input AND
- ② 2 input OR
- ③ 4 input OR
- ④ 4 input AND
- ⑤ Logic state
- ⑥ Logic probe
- ⑦ Not gate

Description: magnitude comparison is a combinational circuit that compares two digital or binary numbers in order to find out whether one binary number is equal, less than or greater than the other binary numbers.

We logically design a circuit for which we will have two inputs one for A and others for B and have three output terminals, one for $A > B$ condition, one for $A = B$ condition and one for $A < B$ condition.

4 bit magnitude Comparison:

A comparitor used to compare two binary numbers each of four bits called a 4 bit magnitude comparitor. It consists of eight inputs each for two four bit numbers and three outputs to generate less than equal to and greater than between two binary numbers.



Conclusion:

- ① we also learned how comparators are used in central processing units.
- ② we also learned how controls magnitude comparison.
- ③ we also learned comparators are also used as process controllers.
- ④ we also learned how to design this circuit in protues.

Lab-10

Lab-10

Experiment name: Implementation of Construct, test and investigate the operation of various flip-flop, SR flip-flop, RS flip-flops, D flip-flop etc.

Equipment:

1. 2 input AND

2. 3 input AND

3. 4 input AND

4. Logic probe

5. Logic states

6. JK FF

7.

Description: A Latch is a sample circuit that responds by switching its output between two states on the application of certain inputs. A digital Latch is the building block of sequential circuits. It is made using NOR or NAND Logic Gates. Latches have a feedback system. This means that the output of the Latch is given back to its inputs. This indicates that the outputs of a Latches depend on current as well as previous

inputs. A Latch has two inputs and two outputs. The outputs are complementary to each other.

SR Latch using NAND Gate

The construction is simple. Two inputs, S and R. Two outputs that are complementary to each other, Q and Q'. And the outputs are fed back to the gates. The SR Latch truth table and working of the SR Latch are given below.

Truth table of SR Latch.

S	R	Q	Q'
0	0	No change	No change
0	1	1	0
1	0	0	1
1	1	Not allowed	Not allowed

RS Latches using NOR Gate:

RS Latches have two inputs, S and R, S is called set and R called reset. The S input is used to produce High on Q. The R input is used to produce Low on Q. Q' is Q complementary output, so it always holds the opposite value of Q. The output of the S-R Latch depends on current as well as previous inputs on states, and its state (value stored) can change as soon as its inputs change. The circuit and the truth table of RS latch is shown below.

S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

SR Flip-Flop :

There are majorly 4 types of flip-flop, with the most common one being SR Flip-flop. This simple flip-flop circuit has a set input (S) and reset input (R). In this system, ~~when you~~ once the outputs are established, the wiring of the circuits is maintained until "S" or "R" go high (or power is turned off). As shown above, it is the simplest and easiest to understand. The two outputs, as shown above, are the inverse of each other. The truth table of SR flip-flop is highlighted below.

S	R	Q	Q'
0	0	0	1
0	1	0	1
1	0	1	0
1	1	∞	∞

JK Flip-Flop :

The JK flip-flop is an improvement on the SR flip-flop, where $S=R=1$ is not a problem.

The input condition of $J=K=1$, gives an output inverting the output state. However, the outputs are the same when one tests the circuit practically.

JK flip-flop can function as set or reset.

\bar{Q}	K	Q	Q'
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	1
0	1	1	0
1	0	1	1
1	1	1	0

D Flip-flop :

D flip-flop is a better alternative that is very popular with digital electronics. They are commonly used for counters and shift registers and input synchronisation.

D	Clock	Q	Q'
0	0	0	1
1	1	0	1
0	0	0	1
1	1	1	0

T Flip-flop :

A T flip-flop is like a JK flip-flop. These are basically a single input version of JK flip-flop.




The modified form of JK flip-flop is obtained by connecting both inputs J and K together. It has only one input along with the clock input.




Truth table of T flip-flop

T	Q	\bar{Q}
0	0	0
1	0	1
0	1	1
1	1	0


Conclusion:

- ① we learned How to work flip-flop.
- ② we learned How to work Latches,
- ③ we also learned How to work SR flip-flop,
RS flip-flop, JK flip-flop, T flip-flop, and
etc. of flip-flop.
- ④ we also learned How to design this flip-flop
protues.
- ⑤ we also learned This lab very easily.





T Flip-Flop



JK Flip-Flop

Lab - 11

Lab-11

Construction

Name of Experiment: Construction of

Counters and registers.

Equipment:

① 2 input AND

② 4 input AND

③ 3 input AND

④ JKFF

⑤ Logic probe

⑥ Logic States

Description: Register is a group of flip-flop.

Its basic function is to hold information

within a digital system so as to make

it available to the logic units during the computing process.

Counter - is essentially a register that goes through a predetermined sequence of states.

The gates in the counters are connected in such a way as to produce the prescribed sequence of binary states.

BCD Counter:

A BCD Counter is a series type of digital counter, which is designed to count 10 digit.

It performs the operation of resetting automatically when there is a new clock input signal.

As the counter counts ten unique combination of the applied input, it is termed a decade counter. A four bit decade counter will operate as a BCD counter by skipping 6 output from the 24 outputs.

level of information can increase with each step.



Binary Counter:

A binary counter is a hardware circuit that is made out of a series of flip-flops. The outputs of one flip-flop is sent to the inputs of the next flip-flop in the series. A binary counter can be either synchronous or asynchronous, depending on how the flip-flops are connected together.

Example of a 4-bit flip-flop with four outputs. Each bit is a registered output.

The outputs start from the least significant bit (LSB) to the most significant bit (MSB).

Therefore, we get a result of 1010.



Conclusion:

- ① we have learned about counters.
- ② we have learned how to implement BCD counters.
- ③ we also learned how to implement binary counters.
- ④ we also have learned that how to implement this BCD counters on protues.

The END