# **ECE 385**

Spring 2020 Experiment 8

# SOC with USB and VGA Interface in SystemVerilog

Michael Faitz and Zohair Ahmed Section ABJ: Friday 2:00-4:50 Yuming Wu and Lian Yu

#### Introduction

The operation of the USB/VGA interface in this lab was to teach us how to implement new forms of I/O in our programs. In this lab, we wrote C code that processed key presses from a keyboard and displayed it on the FPGA, as well as SystemVerilog code that allowed us to change the behavior of a bouncing ball with those presses. This behavior was displayed on a monitor using the VGA output capabilities.

# Written Description of Lab 8 System

- a. Written Description of Entire Lab 8 System
  - i. The NIOS processor has access to the addresses of the CY7 chip, allowing it read/write capabilities. From this, we can read the inputs from the USB chip, which we process with functions in IO\_handler and usb files. By using a similar set of modules in platform designer to lab 7, we already set up clocks that ensure correct data transfers will occur. We additionally created modules for the otg\_hpi variables we used in our C code, to ensure proper handling of interfacing with the CY7. The VGA output required that we had the VGA\_controller module, which produced the timing signals needed to ensure proper synchronization with the DE2's VGA output. These timing signals ran at a frequency that, when used with the 50 MHz clock of the FPGA, allowed us a 60Hz framerate for the VGA output. We also used the Color\_Mapper module to handle object rendering and coloring, such that we could see the ball and the rest of the screen.

#### b. Written Description of the USB Protocol

### IO Write Purpose:

Writes data from the Address and Data inputs to the address and data pointers to the USB Controller registers.

## IO\_Read Purpose:

Returns the 16 bit data held in otg\_hpi\_data after updating otg\_hpi\_address to a given 8 bit input address.


# **USBWrite Purpose:**

Instantiates two uses of IO\_Write per function in order to write the address and data values to the internal registers of the USB controller.

#### **USBRead Purpose:**

Reads data from the registers in the CY7C67200 USB Controller. Instantiates one use of IO\_Write for the address and returns the data found in that address via IO\_Read.

#### c. Block Diagram



# d. Module Descriptions

Description: The variables containing sw are updated by outside modules, and the otg variables are updated to the sw variables as needed. otg variables represent the USB chip inputs. Purpose: Variables in here need to be updated to ensure correct data reads and writes. The module updates the otg signals such that the C code can correctly read and write from the USB keyboard, or be reset.

```
VGA_controller (input Clk, // 50 MHz clock Reset, // Active-high reset signal
```

```
output logic
                              VGA_HS,
                                           // Horizontal sync pulse. Active low
                          VGA_VS, // Vertical sync pulse. Active low
              input
                           VGA CLK, // 25 MHz VGA clock input
              output logic
                              VGA BLANK N, // Blanking interval indicator. Active low.
                          VGA SYNC N, // Composite Sync signal. Active low. We don't use
it in this lab,
                                  // but the video DAC on the DE2 board requires an input for
it.
              output logic [9:0] DrawX,
                                          // horizontal coordinate
                          DrawY
                                     // vertical coordinate
              );
```

Description: Takes the data of the ball's current position on screen and updates it to the VGA display with the variables DrawX and DrawY.

Purpose: Serves as a compatibility file for the VGA display on the board to the available VGA display. Also serves as an available reset for said display with the reset button of the FPGA.

```
lab8( input
                 CLOCK 50,
       input
               [3:0] KEY,
                              //bit 0 is set up as Reset
       output logic [6:0] HEX0, HEX1,
       // VGA Interface
       output logic [7:0] VGA_R,
                                  //VGA Red
                  VGA G,
                             //VGA Green
                  VGA_B,
                             //VGA Blue
       output logic
                     VGA_CLK,
                                  //VGA Clock
                  VGA_SYNC_N, //VGA Sync signal
                  VGA BLANK N, //VGA Blank signal
                  VGA_VS,
                              //VGA vertical sync signal
                  VGA HS,
                              //VGA horizontal sync signal
       // CY7C67200 Interface
       inout wire [15:0] OTG DATA, //CY7C67200 Data bus 16 Bits
       output logic [1:0] OTG_ADDR,
                                    //CY7C67200 Address 2 Bits
       output logic
                     OTG CS N, //CY7C67200 Chip Select
                  OTG RD N, //CY7C67200 Write
                  OTG_WR_N, //CY7C67200 Read
                  OTG RST N, //CY7C67200 Reset
       input
                   OTG INT,
                               //CY7C67200 Interrupt
       // SDRAM Interface for Nios II Software
       output logic [12:0] DRAM_ADDR, //SDRAM Address 13 Bits
       inout wire [31:0] DRAM_DQ,
                                    //SDRAM Data 32 Bits
       output logic [1:0] DRAM BA,
                                   //SDRAM Bank Address 2 Bits
       output logic [3:0] DRAM DQM, //SDRAM Data Mast 4 Bits
                     DRAM RAS_N, //SDRAM Row Address Strobe
       output logic
```

```
DRAM_CAS_N, //SDRAM Column Address Strobe
DRAM_CKE, //SDRAM Clock Enable
DRAM_WE_N, //SDRAM Write Enable
DRAM_CS_N, //SDRAM Chip Select
DRAM_CLK //SDRAM Clock
);
```

Description: Serves as the top level module and provides the output data for the C code to assign to the board and the usb cable.


Purpose: Instantiates all the other System Verilog modules and links together the entire program with the help of Qsys.

```
color_mapper (input
                             is ball,
                                           // Whether current pixel belongs to ball
                                      // or background (computed in ball.sv)
              input
                        [9:0] DrawX, DrawY,
                                                // Current pixel coordinates
              output logic [7:0] VGA_R, VGA_G, VGA_B // VGA RGB output
Description:
Purpose:
ball (input
               Clk,
                             // 50 MHz clock
                  Reset.
                                // Active-high reset signal
                 frame_clk,
                                  // The clock indicating a new frame (~60Hz)
         input [9:0] DrawX, DrawY,
                                            // Current pixel coordinates
                                    input [7:0] key,
         output logic is ball
                                    // Whether current pixel belongs to ball or background
        );
```

Description: Module containing ball object, takes in current pixel coordinates as well as keypress to determine behavior

Purpose: Using coordinates and is\_ball, determines which pixels draw the ball. Input key handles changes in movement direction. Also updates coordinates to be displayed through VGA output.

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags
~		□ clk_0	Clock Source						
		clk_in_reset clk clk clk_reset	Clock Input Reset Input Clock Output Reset Output	clk reset Double-click to export Double-click to export	exported clk_0				
$\searrow$		□ □ nios2_gen2_0 clk reset data_master instruction_master irq debug_reset_requ debug_mem_slave custom_instructio	Nios II Processor Clock Input Avalon Memory Mapped Master Avalon Memory Mapped Master Interrupt Receiver Reset Output Avalon Memory Mapped Slave Custom Instruction Master	Double-click to export	[dk] [dk] [dk] [dk] [dk]	IRQ 0	IRQ 31 0x0000_17ff	<b>←</b>	
$\vee$		onchip_memory2_0 clk1 s1	On-Chip Memory (RAM or ROM) Clock Input Avalon Memory Mapped Slave	Double-click to export Double-click to export	[clk1]	A 0x0000_0000	0x0000_000f		
		reset1   sdram	Reset Input SDRAM Controller Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave	Double-click to export  Double-click to export  Double-click to export  Double-click to export	sdram_pl [clk]	<b> </b>	0x17ff_ffff		
<b>V</b>		wire  sdram_pil  inclk_interface  inclk_interface_reset  pll_slave  c0  c1	Conduit ALTPLL Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Clock Output Clock Output	sdram_wire  Double-click to export  Double-click to export  Double-click to export  sdram clk	[inclk_inte [inclk_inte	= 0x0000_00b0	0x0000_00bf		
<b>~</b>	,	sysid_qsys_0 clk reset	System ID Peripheral Intel FPGA Clock Input Reset Input	Double-click to export Double-click to export	clk_0 [clk]				
$\checkmark$		control_slave buttons_pio clk reset s1	Avalon Memory Mapped Slave PIO (Parallel I/O) Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave	Double-click to export  Double-click to export  Double-click to export  Double-click to export	<b>clk_0</b> [clk]	© 0x0000_00d0	0x0000_00d7		
		external_connection  ightag_uart_0 clk reset avalon_itag_slave		buttons  Double-click to export  Double-click to export  Double-click to export	<b>clk_0</b> [clk]	- 0x0000 00c8	0x0000 00cf		
$\checkmark$		irq □ <b>keycode</b>	Interrupt Sender PIO (Parallel I/O) Intel FPGA IP	Double-click to export				<u>⊢</u>	



# **Qsys Modules:**

nios2\_gen2\_0 Block: The nios2 block handles the C code conversion over to system verilog which then is able to be executed within the hardware FPGA board.

Onchip\_memory2\_0: The memory block acts as available hardware memory for variables needed to execute the C code onto the board. This effectively acts as a compliment to the nios2 processor.

Clk\_0 (not shown in screenshot): Serves as the functional clock for the entire system and acts as a reference for the other modules.

sdram: This block allows us to get available SDRAM on the FPGA board since on-chip memory is too small for the available program to be stored and updated successfully. SDRAM is useful due to its quick processing time and low update and output delay.

sdram\_pll: This block is the method to account for the small delays within the transfer of the data in and out of the SDRAM and acts as a separate clock for the system.

sysid\_qsys\_0: This block verifies the correct transfer of the software and hardware by looking back and forth between the C code and SystemVerilog to assure the data transfer is done in the correct format.

buttons\_pio: The inputs are the buttons on the FPGA device. This PIO allows for bidirectional data transfer from the FPGA to software and visa versa.

jtag\_uart\_0: Allows for terminal access for use in debugging the software.

keycode: Reads data, updates the USB chip and then sends it to the software for logic instruction.

otg\_hpi\_address: PIO that allows the desired address in memory of the SoC to be found that is sent from the software to the FPGA.

otg\_hpi\_data: PIO that allows for cross transfer of data from the FPGA to software and the other way around. This PIO has a width of 16 bits which allows for sizable data transfer between the two.

otg\_hpi\_r: PIO that allows the enable bit to read from the memory of the SoC that is sent from the software to the FPGA.

otg\_hpi\_w: PIO that allows the enable bit to write to the memory of the SoC that is sent from the software to the FPGA.

otg\_hpi\_cs: PIO that allows the enable bit turn on and off the memory of the SoC that is sent from the software to the FPGA.

otg\_hpi\_reset: PIO that allows for the reset of the memory of the SoC sent from the software to the FPGA.

#### **Answers to Both Hidden Questions**

- a. PS/2 is more secure, as it cannot have files sent through it unlike a USB interface. Therefore, buying a PS/2 keyboard is guaranteed to be safe, unlike USB where the behavior cannot be expected. It also has lower latency, allowing for less lag after keypresses. However, a PS/2 keyboard needs to be plugged in when booting up the system, unlike a USB which can be unplugged and plugged back in with ease.
- b. The new value of Ball\_Y\_Motion will use the old value of Ball\_Y\_Pos due to parallel assignments. However, the parallel assignments between our always\_ff and always\_comb blocks limit the time that the new value of Ball\_Y\_Motion will be outdated such that we do not notice. The difference between those two statements is that one takes advantage of the parallel assignments, whereas the other will result in data corruption due to consecutive writing to the same variable. If we update Ball\_Y\_Pos\_in

with Ball\_Y\_Motion\_in, we will do this. While the ordering and choices of these variables updating when they do, the motion lags slightly. The ball will still avoid going through the boundary so long as our boundary conditions are correct. Regarding keypresses, we simply processed those before our boundary conditions to avoid boundary breaking.

#### **Answer to Post Lab Questions**

- a. The VGA\_clk runs at a lower frequency, 25MHz, and is used only to update the monitor and its elements. The difference in frequency is to ensure that the monitor output operates at 60Hz. The Clk is used to run the rest of the program, such as gathering the input of key presses and processing them.
- b. otg\_hpi\_data is an integer and represents an inout variable, which handles data above one byte. otg\_hpi\_r handles the reading of one character, which requires one byte, and points to a register that holds the value of the key pressed. A character requires one byte of storage, while an integer requires 4. We set otg\_hpi\_r to be a char pointer as we have no need for the extra allocated memory, and it is the smallest primitive datatype we can use.

LUT	2723		
DSP	8		
Memory (BRAM)	11392		
Flip-Flop	2249		
Frequency	79.35MHz		
Static Power	105.29 mW		
Dynamic Power	28.51 mW		
Total Power	207.94 mW		

#### Conclusion

Our design functioned almost perfectly and was able to demonstrate all the available demo points, however, the compilation of the software onto the board would sometimes crash. When the software compilation did not crash, however, the program would work fine. Possible fixes for this issue include looking over the provided code and commenting out some of the printf lines to help reduce the strain on our processors. The hardware faults and limitations that we ran into doubled the amount of time we needed to finish this lab. I understand that this issue was significant as it was due to the virus, but hopefully more details can be given about what keyboards will and will not work.