CDA 4203L Computer System Design Lab

Lab 4 Report Vending Machine FSM

Today's Date:	2/20/2022			
	Ahmed El Maliki - U18019330			
Team Members:	Stella Kariuki – U19511653			
	Ivan Gonzalez -			
Work Distribution:	Briefly explain the tasks completed by each team member Ahmed – completed code and ensured proper simulation Stella – Board testing and video presentation Ivan – Report			
No. of Hours Spent:	Way too many			
Exercise Difficulty: (Easy, Average, Hard)	Hard – Debugger and clock divider came without instructions. Many warnings initially generated stating creation of latches during synthesis, combinatorial implementation of clock (gate clock). Debugging took a huge chunk of time. Link to video presentation: https://youtu.be/NenAHn2YNMs			

Any Other Feedback:	Some more information on how to use the provided files should be included, and why they should be used. Websites or links for guidance should be enough.
---------------------	--


Problem 1: Show the state diagram of your vending machine controller. Briefly explain how the design works. *Use as many pages as needed.*

Using the Moore model, States were decided upon using the following logic:

- Paying using nickels only would give us 10 total states, S0 through S9, where each state is as a result of an increment of 5c. So S0 would be 0c (base case, no money inserted), S1 would be 5c (1 nickel inserted), ... S9 would be 45c (9 nickels inserted, no more needed)
- The max amount of money you can insert in the machine is 65c, given the case where you have already inserted 40c and only have a quarter in your pocket. Analyzing the intermediary states arrived at show that there are states between S9 (45c) and S13 (65c), and that we have a total of 14 states. The **state table** is shown in the snippet of the excel file below in purple. Note that the next state is as a result of the input in the current state, so each state will point to 4 different next states, due to the three different inputs (nickel, dime, quarter), and 1 next state is the default (0 input) which keeps the current state until a coin is inserted.
- The **Outputs** are zero for all states that are below 45c and are all shown below in **green**, described in **orange**. The **Inputs** are also specified in **blue** below. Note that the clock and reset inputs are not included here. They will be included in the simulation and code.

urr_state	next 5	next 10	next 25	else	outputs	Description				
0	S1	S2	S 5	SO SO	change	for every 5, pulse				
1	S2	S 3	S6	S1	status	0 if accepting money, else 1				
2	S3	S4	S7	S2	GiveSoda	1 if fully paid, else 0				
3	S4	S5	S8	S3	GiveDiet	1 if fully paid, else 0				
4	S5	S6	S9	S4						
5	S6	S7	S10	S5	inputs:					
6	S7	S8	S11	S6	nickel		5			
7	S8	S9	S12	S7	dime	1	.0			
8	S9	S10	S13	S8	quarter		!5			
9	X	X	X	X	diet	0/1				
	Χ	X	X	X	soda	0/1				
	X	X	X	X						
	X	X	X	X	States	Value	cł	nange	status	giveDiet/giveSod
13	X	X	X	X	SO SO		0	0	()
					S1		5	0	C)
					S2		.0	0	()
					S 3		.5	0	C)
					S4		20	0	C)
					S5		!5	0		
					S6		10	0		
					S7		15	0	C	
					\$8		10	0		
					S9		15	0	1	
					S10		0	5	1	
					S11		5	10		
					S12		0	15	1	
					S13	6	55	20	1	

State diagram



Problem 1: Include the Verilog code of (a) FSM; (b) Testbench; and (c) Simulation waveforms. *Use as many pages as needed.*

a. FSM Verilog Code (Moore.v)

```
module Moore(clk, reset, nickel, dime, qtr, change, status, soda, diet, GiveDiet, GiveSoda);
23
       input nickel, dime, qtr, soda, diet;
24
      input clk;
25
      input reset;
      output reg GiveSoda;
26
27
      output reg GiveDiet;
      output reg change;
28
      output reg status;
29
30
31
       //states - 14 different states worst case
32
     parameter s0 = 4'b0000; //0
33
      parameter s1 = 4'b0001; //5
34
      parameter s2 = 4'b0010; //10
35
       parameter s3 = 4'b0011; //15
36
       parameter s4 = 4'b0100; //20
37
       parameter s5 = 4'b0101; //25
38
       parameter s6 = 4'b0110;//30
39
       parameter s7 = 4'b0111; //35
40
       parameter s8 = 4'b1000;//40
41
       parameter s9 = 4'b1001; //45
42
43
       parameter s10 = 4'b1010;//50
       parameter s11 = 4'b1011;//55
44
       parameter s12 = 4'b1100;//60
45
46
       parameter s13 = 4'b1101; //65
47
48
       (*FSM ENCODING = "SEQUENTIAL", SAFE IMPLEMENTATION = "NO"*)
49
50
       reg [3:0] state , next_state;
51
       always @( posedge clk or posedge reset) begin
52
53
         if (reset==1)
            state = s0;
54
55
         else
56
            state=next_state;
57
58
59
60
61
62
```

```
63
             always@(nickel or dime or qtr or state) begin
 64
65
             (*FULL CASE, PARALLEL CASE*) case (state)
66
                s0 : begin
67
68
                   if(nickel==1)
69
                      next state = sl;
70
                   else if (dime==1)
71
72
                     next state = s2;
73
                   else if (qtr==1)
74
                      next state = s5;
75
                   else
 76
                      next state = s0;
 77
78
                   end
79
                sl : begin
80
                   if(nickel==1)
81
                     next state = s2;
82
                   else if (dime==1)
83
84
                     next state = s3;
85
                   else if (qtr==1)
                      next_state = s6;
86
87
                   else
88
                      next state = s1;
89
90
                   end
                s2 : begin
91
92
                   if(nickel==1)
93
94
                      next_state = s3;
                   else if (dime==1)
95
                     next state = s4;
96
97
                   else if (qtr==1)
98
                     next_state = s7;
                   else
99
100
                     next_state = s2;
101
102
                   end
                s3 : begin
103
104
```

```
103
                  s3 : begin
104
                     if(nickel==1)
105
                        next_state = s4;
106
107
                     else if (dime==1)
108
                        next_state = s5;
                     else if (qtr==1)
109
                        next_state = s8;
110
111
                     else
                        next_state = s3;
112
113
114
                     end
                  s4 : begin
115
116
                     if(nickel==1)
117
                        next_state = s5;
118
                     else if (dime==1)
119
                        next_state = s6;
120
121
                     else if (qtr==1)
122
                        next_state = s9;
123
                     else
124
                        next state = s4;
125
126
                     end
                  s5 : begin
127
128
                     if(nickel==1)
129
                        next state = s6;
130
                     else if (dime==1)
131
                        next_state = s7;
132
                     else if (qtr==1)
133
134
                        next_state = s10;
135
                     else
136
                        next_state = s5;
137
138
                     end
139
                  s6 : begin
140
141
                     if(nickel==1)
142
                        next state = s7;
143
                     else if (dime==1)
                     next_state = s8;
else if (atr==1)
144
145
```

```
142
                     next state = s7;
                  else if (dime==1)
143
                     next state = s8;
144
                   else if (qtr==1)
145
                     next_state = sll;
146
147
                   else
148
                      next state = s6;
149
150
151
               s7 : begin
152
153
                   if(nickel==1)
154
                     next_state = s8;
155
                   else if (dime==1)
156
                     next_state = s9;
157
                   else if (qtr==1)
158
                     next_state= s12;
159
                   else
                     next state =s7;
160
161
162
                   end
163
               s8 : begin
164
165
                  if(nickel==1)
166
                     next state = s9;
                   else if (dime==1)
167
                     next_state = s10;
168
                   else if (qtr==1)
169
                     next_state = s13;
170
171
                   else
172
                     next_state = s8;
173
174
175
                s9 : begin
176
177
178
                  next_state=s0;
179
                   end
180
               sl0 : begin
181
182
                  next state=s9;
183
```

```
182
                 next state=s9;
183
184
                  end
               sll : begin
185
186
187
                 next_state=s10;
188
                  end
 189
               sl2 : begin
 190
 191
                  next state=sll;
 192
                  end
               sl3 : begin
 193
 194
195
                  next_state=s12;
196
                  end
197
198
               default : begin
199
                         next_state = s0;
200
                         end
201
202
203
204
205
            endcase
            end
206
 207
 208
            always@(state or soda or diet)
 209
             begin
 210
 211
             case (state)
             s0: begin GiveSoda = 0;
 212
 213
                  GiveDiet = 0;
 214
                  change = 0;
                  status = 0;
215
                  end
216
217
            sl:begin GiveSoda = 0;
218
                  GiveDiet = 0;
                  change = 0;
219
                  status = 0;
220
 221
                  end
            s2: begin GiveSoda = 0;
 222
 223
                 GiveDiet = 0;
224
    change = 0:
```

```
s2: begin GiveSoda = 0;
222
                    GiveDiet = 0;
 223
                    change = 0;
224
225
                    status = 0;
226
                    end
227
               s3:begin GiveSoda = 0;
                    GiveDiet = 0;
228
                    change = 0;
229
                     status = 0;
230
                       end
231
               s4: begin GiveSoda = 0;
 232
                     GiveDiet = 0;
 233
                     change = 0;
 234
                    status = 0;
235
236
                     end
               s5: begin GiveSoda = 0;
237
238
                     GiveDiet = 0;
239
                     change = 0;
240
                    status = 0;
241
                     end
242
               s6: begin GiveSoda = 0;
243
                     GiveDiet = 0;
244
                     change = 0;
                    status = 0;
245
246
                     end
247
               s7: begin GiveSoda = 0;
                     GiveDiet = 0;
248
                     change = 0;
249
                    status = 0;
250
251
                     end
               s8: begin GiveSoda = 0;
252
                    GiveDiet = 0;
253
                    change = 0;
254
                    status = 0;
255
                    end
256
               s9: begin
257
                   if(soda==1)
258
259
                   GiveSoda = 1;
260
                   else GiveSoda = 0;
261
                   if(diet==1)
262
                   GiveDiet = 1;
263
                   else GiveDiet = 0;
264
                   chance = 0:
```

```
262
                    GiveDiet = 1;
 263
                    else GiveDiet = 0;
                    change = 0;
 264
                    status = 1;
 265
 266
                    end
              s10: begin
 267
 268
                 if(soda==1)
 269
                   GiveSoda = 1;
                    else GiveSoda = 0;
 270
                    if(diet==1)
 271
 272
                    GiveDiet = 1;
                    else GiveDiet = 0;
 273
 274
                    change = 1;
                   status = 1;
 275
 276
                    end
              sll: begin
 277
                   if(soda==1)
 278
 279
                    GiveSoda = 1;
                    else GiveSoda = 0;
 280
 281
                    if(diet==1)
                   GiveDiet = 1;
 282
 283
                   else GiveDiet = 0;
                   change = 1;
 284
                   status = 1;
 285
 286
                    end
              s12: begin
 287
                 if(soda==1)
 288
 289
                   GiveSoda = 1;
 290
                   else GiveSoda = 0;
                    if(diet==1)
 291
                    GiveDiet = 1;
 292
 293
                    else GiveDiet = 0;
 294
                    change = 1;
                   status = 1;
 295
 296
                    end
 297
              s13:begin
                   if(soda==1)
 298
 299
                    GiveSoda = 1;
                    else GiveSoda = 0;
 300
                    if(diet==1)
 301
                    GiveDiet = 1;
 302
 303
                    else GiveDiet = 0;
304
                    change = 1:
```

```
......
286
                   end
 287
             s12: begin
 288
                if(soda==1)
                  GiveSoda = 1;
 289
 290
                  else GiveSoda = 0;
                  if(diet==1)
 291
                  GiveDiet = 1;
 292
                  else GiveDiet = 0;
 293
                   change = 1;
 294
 295
                  status = 1;
 296
                   end
             s13:begin
 297
 298
                  if(soda==1)
299
                  GiveSoda = 1;
300
                  else GiveSoda = 0;
                  if(diet==1)
301
 302
                  GiveDiet = 1;
                   else GiveDiet = 0;
 303
                  change = 1;
 304
                   status = 1;
 305
 306
                   end
             default: begin
 307
                  GiveSoda = 0;
 308
 309
                   GiveDiet = 0;
                   change = 0;
status = 0;
 310
 311
 312
                   end
             endcase
 313
314
             end
315
316
 317
 318
 319
320 endmodule
321
<
```

b) Testbench – (FSMoore_tb.v)

```
25 module FSMoore_tb;
  26
         // Inputs
  27
         reg clk;
 28
 29
         reg reset;
         reg nickel;
 30
 31
         reg dime;
 32
         reg qtr;
         reg soda;
 33
         reg diet;
 34
 35
 36
         // Outputs
 37
         wire change;
         wire status;
 38
         wire GiveDiet;
 39
 40
         wire GiveSoda;
 41
         // Instantiate the Unit Under Test (UUT)
 42
         Moore uut (
 43
           .clk(clk),
 44
            .reset (reset),
 45
            .nickel(nickel),
 46
 47
            .dime (dime),
 48
            .qtr(qtr),
            .change (change) ,
 49
 50
            .status(status),
            .soda (soda),
 51
 52
            .diet(diet),
            .GiveDiet (GiveDiet),
 53
            .GiveSoda (GiveSoda)
 54
 55
         );
 56
 57
         always begin
         clk = 1'b0;
 58
         #50:
 59
         clk = 1'b1;
 60
         #50;
 61
 62
         end
 63
         initial begin
 64
 65 //Each Test case here is going to run 2 inputs below 45c
66 //and 2 inputs above or equal 45c, both for soda and diet inputs
67 //To run. just uncomment the test case you want to run in the 'initial begin' section
```

```
64 initial begin
  65 //Each Test case here is going to run 2 inputs below 45c
  66 //and 2 inputs above or equal 45c, both for soda and diet inputs
  67 //To run, just uncomment the test case you want to run in the 'initial begin' section
  68 //DO NOT COMMENT OUT THE INITIALIZATION SECTION
  69
  70 //INITIALIZATION
  71
            clk = 0;
            reset = 0;
  72
 73
            nickel = 0;
 74
            dime = 0;
 75
            qtr = 0;
            soda = 0;
 76
             diet = 0;
 77
 78
 79 //test case la => Soda, 35c --- okay
  80
 81
            #50;
 82
            reset=1;
 83
 84
            #50;
            reset=0;
 85
            #50;
 86
  87
             soda=1;
  88
  89
             qtr=0;
             dime=0;
  90
            nickel=0;
  91
 92
 93
            #100;
 94
            qtr=0;
             dime=1;
 95
            nickel=0;
 96
 97
             #100;
 98
 99
             dime=1;
 100
            nickel=0;
 101
             qtr=0;
 102
             #100;
103
104
             dime=1;
105
             nickel=0;
             atr=0:
106
```

```
78
     //test case la => Soda, 35c --- okay
  79
  80
  81
              #50;
  82
              reset=1;
  83
              #50;
  84
              reset=0;
  85
              #50;
  86
  87
              soda=1;
  88
              qtr=0;
  89
              dime=0;
  90
 91
              nickel=0;
  92
  93
              #100;
              qtr=0;
  94
  95
              dime=1;
              nickel=0;
  96
 97
              #100;
  98
              dime=1;
  99
              nickel=0;
 100
              qtr=0;
 101
 102
              #100;
 103
              dime=1;
 104
              nickel=0;
 105
 106
              qtr=0;
107
              #100;
 108
              dime=0;
109
110
              nickel=1;
 111
              qtr=0;
112
113
              #100;
 114
              dime=0;
              nickel=0;
 115
              qtr=0;
 116
117
```

```
118 //test case 1b -> Soda, 20c --okay
119
120
              #50;
121
              reset=1;
122
              #50;
123
              reset=0;
124
              #50;
125
             soda=1;
126
             qtr=0;
127
128
             dime=0;
             nickel=0;
129
130
             #100;
131
132
             qtr=0;
             dime=1;
133
              nickel=0;
134
135
136
             #100;
             dime=1;
137
             nickel=0;
138
139
             qtr=0;
140
141
             #100;
142
             dime=0;
             nickel=0;
143
              qtr=0;
144
145
146 //test case 1c -> Soda, 45c ---okay
```

```
146 //test case 1c -> Soda, 45c ---okay
 147
              #50;
 148
 149
              reset=1;
              #50;
 150
              reset=0;
 151
              #50;
 152
 153
              soda=1;
 154
              qtr=0;
 155
              dime=0;
 156
              nickel=0;
 157
 158
              #100;
 159
 160
              qtr=0;
              dime=1;
 161
              nickel=0;
 162
 163
              #100;
 164
 165
              qtr=0;
 166
              dime=1;
              nickel=0;
 167
 168
              #100;
 169
              dime=1;
 170
 171
              nickel=0;
              qtr=0;
 172
 173
              #100;
 174
              dime=1;
 175
              nickel=0;
 176
              qtr=0;
 177
 178
              #100;
 179
              dime=0;
 180
              nickel=1;
 181
 182
              qtr=0;
 183
              #100;
 184
              dime=0;
 185
              nickel=0;
 186
              qtr=0;
 187
188
```

```
191 //test case 1d -> Soda, 65c ---okay
192
193
              #50;
194
              reset=1;
195
              #50;
             reset=0;
196
              #50;
197
198
             soda=1;
199
             qtr=0;
200
             dime=0;
201
202
             nickel=0;
203
             #100;
204
             qtr=0;
205
             dime=1;
206
             nickel=0;
207
208
209
             #100;
             qtr=0;
210
             dime=1;
211
             nickel=0;
212
213
             #100;
214
             dime=1;
215
             nickel=0;
216
             qtr=0;
217
218
             #100;
219
220
             dime=1;
             nickel=0;
221
             qtr=0;
222
223
224
             #100;
             dime=0;
225
             nickel=0;
226
227
             qtr=1;
228
             #100;
229
             dime=0;
230
231
             nickel=0;
             qtr=0;
232
```

```
qtr=0;
232
233
     //test case 2a -> Diet, 15c ---okay
234
235
             #50;
236
             reset=1;
237
238
             #50;
239
             reset=0;
             #50;
240
241
242
             diet=1;
243
             qtr=0;
             dime=0;
244
245
             nickel=0;
246
             #100;
247
248
             qtr=0;
249
             dime=0;
             nickel=1;
250
251
252
             #100;
253
             qtr=0;
254
             dime=1;
             nickel=0;
255
256
257
             #100;
258
             dime=0;
             nickel=0;
259
260
             qtr=0;
261
262
263
    //test case 2b -> Diet, 40c ---okay
264
             #50;
265
266
             reset=1;
```


```
262
 263 //test case 2b -> Diet, 40c ---okay
 264
              #50;
 265
              reset=1;
 266
              #50;
267
              reset=0;
 268
              #50;
269
 270
              diet=1;
 271
              qtr=0;
 272
              dime=0;
 273
              nickel=0;
274
 275
             #100;
 276
              qtr=0;
 277
              dime=1;
 278
              nickel=0;
 279
280
             #100;
281
 282
              qtr=0;
              dime=1;
 283
              nickel=0;
 284
285
             #100;
286
287
              dime=1;
             nickel=0;
288
              qtr=0;
 289
 290
              #100;
291
              dime=1;
292
              nickel=0;
293
              qtr=0;
294
295
              #100;
 296
              dime=0;
297
298
             nickel=0;
              qtr=0;
299
 300
301
```

```
301
302 //test case 2c -> Diet, 60c ---okay
303
              #50;
304
              reset=1;
305
306
              #50;
307
              reset=0;
              #50;
308
309
              diet=1;
310
              qtr=0;
311
312
              dime=0;
              nickel=0;
313
314
              #100;
315
316
              qtr=0;
              dime=1;
317
             nickel=0;
318
319
320
             #100;
321
              qtr=0;
              dime=1;
322
             nickel=0;
323
324
             #100;
325
              dime=1;
326
327
             nickel=0;
328
             qtr=0;
329
              #100;
330
              dime=0;
331
              nickel=1;
332
             qtr=0;
333
334
              #100;
335
              dime=0;
336
              nickel=0;
337
              qtr=1;
338
339
              #100;
340
341
              dime=0;
342
              nickel=0;
343
              atr=0:
```


```
345 //test case 2d -> Diet, 55c ----okay
346
347
             #50;
348
             reset=1;
            #50:
349
            reset=0;
350
351
            #50;
352
            diet=1;
353
            qtr=0;
354
            dime=0;
355
            nickel=0;
356
357
358
            #100;
359
            qtr=0;
360
            dime=1;
361
            nickel=0;
362
363
            #100;
364
            qtr=0;
365
            dime=1;
366
            nickel=0;
367
            #100;
368
369
            dime=1;
370
            nickel=0;
371
            qtr=0;
372
            #100;
373
            dime=0;
374
            nickel=0;
375
376
            qtr=1;
377
            #100;
378
            dime=0;
379
            nickel=0;
380
            qtr=0;
381
382
        end
383
384
    endmodule
385
386
387
```

c) Test cases – simulations


I. Test case 1a : Soda, 35c



II. Case 1b Soda, 20c




III. Case 1c Soda, 45c




IV. Case 1d Soda, 65c


Note that change has a full clock cycle pulse for each nickel; Change of 20 is 4 cc's long.



V. Case 2a Diet, 15c



VI. Case 2b Diet, 40c




VII. Case 2c Diet, 60c

Note that change has a full clock cycle pulse for each nickel; Change of 15 is 3 cc's long



VIII. Case 2d Diet, 55c

Note that change has a full clock cycle pulse for each nickel; Change of 10 is 2 cc's long



Problem 2: Include (a) the .ucf file; and (b) synthesis report. *Use as many pages as needed.*

a. L4PINMAP.ucf


```
1 # PlanAhead Generated physical constraints
 2 NET "SW<7>" CLOCK DEDICATED ROUTE = FALSE;
 3 ##Clock Signal 100MHz
 4 NET "clk" LOC= D11 ;
 5
 6 ##Switches
7
      NET "SW[0]" LOC= V5; //reset
      NET "SW[1]" LOC= U4 ;
                           //soda
8
      NET "SW[2]" LOC= V3 ;
                            //diet
9
10
11 ## LEDs
     NET "LED[0]" LOC=W3 ; //RESET
12
     NET "LED[1]" LOC=Y4 ;
                               //SODA
13
     NET "LED[2]" LOC=Y1 ;
                               //DIET
14
15
    NET "LED[4]" LOC=AB4 ; //CHANGE
16
     NET "LED[5]" LOC=W1 ; //STATUS
17
    NET "LED[6]" LOC=AB3 ; //GIVESODA
18
     NET "LED[7]" LOC=AA4 ; //GIVEDIET
19
20
21
22
23 ## Buttons
24
      NET "BTN[1]" LOC = D5 ; //NICKEL
25
     NET "BTN[2]" LOC = A3 ; //DIME
26
     NET "BTN[3]" LOC = AB9 ;
                              //QTR
27
```

b. Synthesis Report

Synthesis Options Summary _____ ---- Source Parameters Input File Name : "L4_boardtest.prj" Ignore Synthesis Constraint File: NO ---- Target Parameters Output File Name : "L4_boardtest" **Output Format** : NGC Target Device : xc6slx45-3-csg484 ---- Source Options Top Module Name : L4_boardtest **Automatic FSM Extraction** : YES : Auto FSM Encoding Algorithm Safe Implementation : No FSM Style : LUT **RAM Extraction** : Yes RAM Style : Auto **ROM Extraction** : Yes Shift Register Extraction : YES **ROM Style** : Auto Resource Sharing : YES Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No ---- Target Options **LUT Combining** : Auto Reduce Control Sets : Auto Add IO Buffers : YES Global Maximum Fanout : 100000 Add Generic Clock Buffer(BUFG) : 16 **Register Duplication** : YES Optimize Instantiated Primitives : NO Use Clock Enable : Auto Use Synchronous Set : Auto Use Synchronous Reset : Auto Pack IO Registers into IOBs

: Auto

Equivalent register Removal : YES
General Options
Optimization Goal : Speed
Optimization Effort : 1
Power Reduction : NO
Keep Hierarchy : No
Netlist Hierarchy : As_Optimized
RTL Output : Yes
Global Optimization : AllClockNets
Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator :/
Bus Delimiter : <>
Case Specifier : Maintain
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5
======== * HDL Parsing *
Analyzing Verilog file "C:\Users\kariu\Documents\Spring
2022\CDA4203L\Projects\Lab4\Moore.v" into library work
Parsing module <moore>.</moore>
Analyzing Verilog file "C:\Users\kariu\Documents\Spring
2022\CDA4203L\Projects\Lab4\clock divider.y" into library work
2022\CDA4203L\Projects\Lab4\clock_divider.v" into library work Parsing module <clock_divider>.</clock_divider>
Parsing module <clock_divider>.</clock_divider>
Parsing module <clock_divider>. Analyzing Verilog file "C:\Users\kariu\Documents\Spring 2022\CDA4203L\Labs\Lab4</clock_divider>
Parsing module <clock_divider>. Analyzing Verilog file "C:\Users\kariu\Documents\Spring 2022\CDA4203L\Labs\Lab4 Material\Lab_4Finite_State_Machine_on_FPGA_export\Sample divider and</clock_divider>
Parsing module <clock_divider>. Analyzing Verilog file "C:\Users\kariu\Documents\Spring 2022\CDA4203L\Labs\Lab4 Material\Lab_4Finite_State_Machine_on_FPGA_export\Sample divider and debouncer\debouncer.v" into library work</clock_divider>
Parsing module <clock_divider>. Analyzing Verilog file "C:\Users\kariu\Documents\Spring 2022\CDA4203L\Labs\Lab4 Material\Lab_4Finite_State_Machine_on_FPGA_export\Sample divider and debouncer\debouncer.v" into library work Parsing module <debouncer>.</debouncer></clock_divider>
Parsing module <clock_divider>. Analyzing Verilog file "C:\Users\kariu\Documents\Spring 2022\CDA4203L\Labs\Lab4 Material\Lab_4Finite_State_Machine_on_FPGA_export\Sample divider and debouncer\debouncer.v" into library work Parsing module <debouncer>. Analyzing Verilog file "C:\Users\kariu\Documents\Spring</debouncer></clock_divider>
Parsing module <clock_divider>. Analyzing Verilog file "C:\Users\kariu\Documents\Spring 2022\CDA4203L\Labs\Lab4 Material\Lab_4Finite_State_Machine_on_FPGA_export\Sample divider and debouncer\debouncer.v" into library work Parsing module <debouncer>.</debouncer></clock_divider>



Related source file is "C:\Users\kariu\Documents\Spring 2022\CDA4203L\Labs\Lab4 Material\Lab_4___Finite_State_Machine_on_FPGA_export\Sample divider and debouncer\debouncer.v". Found 1-bit register for signal <sync2>. Found 1-bit register for signal <sync3>. Found 1-bit register for signal <clock_div_prev>. Found 1-bit register for signal <out_prev>. Found 1-bit register for signal <out>. Found 1-bit register for signal <sync>. Summary: inferred 6 D-type flip-flop(s). Unit <debouncer> synthesized. Synthesizing Unit <Moore>. Related source file is "C:\Users\kariu\Documents\Spring 2022\CDA4203L\Projects\Lab4\Moore.v". s0 = 4'b0000s1 = 4'b0001s2 = 4'b0010s3 = 4'b0011s4 = 4'b0100s5 = 4'b0101s6 = 4'b0110s7 = 4'b0111s8 = 4'b1000s9 = 4'b1001s10 = 4'b1010s11 = 4'b1011s12 = 4'b1100s13 = 4'b1101Set property "FSM_ENCODING = SEQUENTIAL" for signal <state>. Set property "SAFE_IMPLEMENTATION = NO" for signal <state>. Set property "FSM_ENCODING = SEQUENTIAL" for signal <next_state>. Set property "SAFE IMPLEMENTATION = NO" for signal <next state>. Found 4-bit register for signal <state>. Found finite state machine <FSM 0> for signal <state>. States | 14 | Transitions | 41 | 3 Inputs Outputs | 6 Clock clk (rising_edge)

| reset (positive) | asynchronous

| SEQUENTIAL

0000

Reset

Reset type Reset State

Encoding

Implementation LUT	
Summary: inferred 2 Multiplexer(s). inferred 1 Finite State Mac Unit <moore> synthesized.</moore>	chine(s).
======================================	
Macro Statistics	
# Adders/Subtractors	: 1
26-bit adder	:1
# Registers	: 20
1-bit register	: 19
26-bit register	:1
# Multiplexers	: 3
1-bit 2-to-1 multiplexer	: 2
26-bit 2-to-1 multiplexer	:1
# FSMs	: 1
======================================	nthesis *
	d into counter <count>: 1 register on signal <count>.</count></count>
Unit <clock_divider> synthesized (</clock_divider>	advanced).
Advanced HDL Synthesis Report	
Macro Statistics	
# Counters	:1
26-bit up counter	:1
# Registers	: 19
Flip-Flops # Multipleyers	: 19
# Multiplexers	: 2

```
1-bit 2-to-1 multiplexer
                                    : 2
# FSMs
                                 : 1
_____
                  _____
              Low Level Synthesis
Optimizing FSM <FSM_vending/FSM_0> on signal <state[1:4]> with SEQUENTIAL
encoding.
State | Encoding
0000 + 0000
0101 | 0001
0010 | 0010
0001 | 0011
0110 | 0100
0011 | 0101
0111 | 0110
0100 | 0111
1000 | 1000
1001 | 1001
1010 | 1010
1011 | 1011
1100 | 1100
1101 | 1101
INFO:Xst:2261 - The FF/Latch <d3/clock_div_prev> in Unit <L4_boardtest> is
equivalent to the following 2 FFs/Latches, which will be removed : <d2/clock_div_prev>
<d1/clock div prev>
Optimizing unit <L4_boardtest> ...
Optimizing unit <Moore> ...
WARNING:Xst:1293 - FF/Latch <cd/count 25> has a constant value of 0 in block
<L4_boardtest>. This FF/Latch will be trimmed during the optimization process.
Mapping all equations...
```

Found area constraint ratio of 100 (+ 5) on block L4 boardtest, actual ratio is 0.

Building and optimizing final netlist ...

Final Macro Processing ...

Processing Unit <l4_boardtest>:</l4_boardtest>	
Found 2-bit shift register for signal <d3 sync2="">.</d3>	
Found 2-bit shift register for signal <d2 sync2="">.</d2>	
Found 2-bit shift register for signal <d1 sync2="">.</d1>	
Unit <l4_boardtest> processed.</l4_boardtest>	
	:==
Final Register Report	
Macro Statistics	
# Registers : 40	
Flip-Flops : 40	
# Shift Registers : 3	
2-bit shift register : 3	
	==
	==
* Partition Report *	
* Partition Report *	
=======	
Partition Implementation Status	
No Partitions were found in this design.	
100 1 artifions were round in this design.	
	==
* Design Summary *	
======================================	==
=======	
Ton Lovel Output File Name LA boardtest nge	
Top Level Output File Name : L4_boardtest.ngc	
Primitive and Black Box Usage:	
# BELS : 126	
# GND : 1	
# INV : 1	

```
#
    LUT1
                        : 24
#
    LUT2
                        : 26
#
                       : 2
    LUT3
#
    LUT4
                        : 1
#
                        : 4
    LUT5
#
    LUT6
                       : 14
#
                          : 24
    MUXCY
#
                         : 3
    MUXF7
#
    VCC
                       : 1
#
    XORCY
                         : 25
# FlipFlops/Latches
                           : 43
#
                      : 10
    FD
#
    FDC
                       : 30
#
                       : 3
    FDE
# Shift Registers
                         : 3
    SRLC16E
                         : 3
# Clock Buffers
                          : 1
    BUFGP
                         : 1
                        : 13
# IO Buffers
#
    IBUF
                       : 6
#
    OBUF
                        : 7
```

Device utilization summary:

Selected Device: 6slx45csg484-3

Slice Logic Utilization:

Number of Slice Registers: 43 out of 54576 0%
Number of Slice LUTs: 75 out of 27288 0%
Number used as Logic: 72 out of 27288 0%
Number used as Memory: 3 out of 6408 0%

Number used as SRL: 3

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 79

Number with an unused Flip Flop: 36 out of 79 45% Number with an unused LUT: 4 out of 79 5% Number of fully used LUT-FF pairs: 39 out of 79 49%

Number of unique control sets: 4

IO Utilization:

Number of IOs: 21

Number of bonded IOBs: 14 out of 320 4%

Specific Feature Util		1 aut of	1.6	60/	
Number of BUFG/E	UFGCIKLS:	1 out of	10	0%	
Partition Resource S	 ummary: 				
No Partitions were	found in this desi	gn.			
=======================================	:=======		====		===
Timing Report					
FOR ACCURAT		ORMATION PL		THESIS ESTIMATE. E REFER TO THE TRAC	CE
Clock Information:					
Clock Signal	Clock but	ffer(FF name)		Load	
cd/clk_div	BUFGP NONE(FS	42 M_vending/state	 e_FSN	M_FFd2) 4	
	DL ADVISOR - S BUFR resources.	ome clock signal. Please use the l	als we	re not automatically buff _type constraint in order	
Asynchronous Contr	=	nation:			
No asynchronous con		d in this design			
Timing Summary:					
Speed Grade: -3					
Minimum period: 3 Minimum input arr Maximum output r Maximum combina	rival time before of required time after	clock: 2.929ns r clock: 4.939ns		3MHz)	

```
Timing Details:
-----
All values displayed in nanoseconds (ns)
Timing constraint: Default period analysis for Clock 'clk'
Clock period: 3.947ns (frequency: 253.383MHz)
Total number of paths / destination ports: 1004 / 39
-----
Delay:
            3.947ns (Levels of Logic = 3)
 Source:
            cd/count_9 (FF)
Destination:
              cd/count_0 (FF)
 Source Clock:
               clk rising
 Destination Clock: clk rising
 Data Path: cd/count_9 to cd/count_0
               Gate Net
  Cell:in->out
              fanout Delay Delay Logical Name (Net Name)
  -----
                  2 0.447 0.981 cd/count 9 (cd/count 9)
  FDC:C->Q
  LUT6:I0->O
                  2 0.203 0.845 cd/GND_2_o_GND_2_o_equal_7_o<25>4
(cd/GND_2_o_GND_2_o_equal_7_o<25>3)
              14 0.205 0.958 cd/GND 2 o GND 2 o equal 7 o<25>5
  LUT6:I3->O
(cd/GND_2_o_GND_2_o_equal_7_o)
  LUT2:I1->O
                  1 0.205 0.000 cd/Mcount count eqn 01
(cd/Mcount_count_eqn_0)
  FDC:D
                 0.102
                            cd/count 0
 Total
                 3.947ns (1.162ns logic, 2.785ns route)
                   (29.4% logic, 70.6% route)
______
Timing constraint: Default period analysis for Clock 'cd/clk_div'
Clock period: 2.790ns (frequency: 358.468MHz)
Total number of paths / destination ports: 29 / 4
Delay:
            2.790ns (Levels of Logic = 2)
            FSM_vending/state_FSM_FFd2 (FF)
 Source:
              FSM_vending/state_FSM_FFd2 (FF)
 Destination:
 Source Clock:
               cd/clk_div rising
Destination Clock: cd/clk_div rising
```

Gate Net

Data Path: FSM_vending/state_FSM_FFd2 to FSM_vending/state_FSM_FFd2

```
Cell:in->out fanout Delay Delay Logical Name (Net Name)
  FDC:C->O
                  12 0.447 1.253 FSM_vending/state_FSM_FFd2
(FSM vending/state FSM FFd2)
  LUT6:I1->O
               1 0.203 0.580 FSM_vending/state_FSM_FFd2-In1
(FSM_vending/state_FSM_FFd2-In1)
  LUT6:I5->O
                   1 0.205 0.000 FSM_vending/state_FSM_FFd2-In2
(FSM_vending/state_FSM_FFd2-In)
  FDC:D
               0.102
                             FSM vending/state FSM FFd2
  Total
                 2.790ns (0.957ns logic, 1.833ns route)
                   (34.3% logic, 65.7% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Total number of paths / destination ports: 29 / 29
_____
            2.929ns (Levels of Logic = 1)
Offset:
 Source:
             SW<0>(PAD)
 Destination:
              cd/count 0 (FF)
 Destination Clock: clk rising
 Data Path: SW<0> to cd/count 0
                Gate Net
 Cell:in->out fanout Delay Delay Logical Name (Net Name)
  ______
  IBUF:I->O
                 31 1.222 1.277 SW_0_IBUF (LED_0_OBUF)
  FDC:CLR
                    0.430
                              cd/count 0
                 2.929ns (1.652ns logic, 1.277ns route)
  Total
                    (56.4% logic, 43.6% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'cd/clk div'
Total number of paths / destination ports: 4 / 4
Offset:
            2.929ns (Levels of Logic = 1)
 Source:
             SW<0>(PAD)
 Destination:
              FSM_vending/state_FSM_FFd2 (FF)
 Destination Clock: cd/clk_div rising
 Data Path: SW<0> to FSM vending/state FSM FFd2
                Gate Net
 Cell:in->out
               fanout Delay Delay Logical Name (Net Name)
```

31 1.222 1.277 SW_0_IBUF (LED_0_OBUF) IBUF:I->O FDC:CLR 0.430 FSM_vending/state_FSM_FFd4 Total 2.929ns (1.652ns logic, 1.277ns route) (56.4% logic, 43.6% route) Timing constraint: Default OFFSET OUT AFTER for Clock 'cd/clk_div' Total number of paths / destination ports: 15 / 4 ______ Offset: 4.939ns (Levels of Logic = 2) FSM_vending/state_FSM_FFd2 (FF) Source: Destination: LED < 7 > (PAD)Source Clock: cd/clk div rising Data Path: FSM_vending/state_FSM_FFd2 to LED<7> Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) FDC:C->O 12 0.447 1.137 FSM_vending/state_FSM_FFd2 (FSM_vending/state_FSM_FFd2) LUT5:I2->O 1 0.205 0.579 FSM vending/Mmux GiveDiet11 (LED_7_OBUF) OBUF:I->O LED 7 OBUF (LED<7>) 2.571 4.939ns (3.223ns logic, 1.716ns route) Total (65.3% logic, 34.7% route) Timing constraint: Default path analysis Total number of paths / destination ports: 5 / 5 _____ Delay: 5.536ns (Levels of Logic = 3) Source: SW<2>(PAD)Destination: LED < 7 > (PAD)Data Path: SW<2> to LED<7> Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) 2 1.222 0.961 SW 2 IBUF (LED 2 OBUF) IBUF:I->O 1 0.203 0.579 FSM_vending/Mmux_GiveDiet11 LUT5:I0->O (LED_7_OBUF)

OBUF:I->O	2.571	LED_7_OBUF (LED<7>)
Total		.996ns logic, 1.540ns route) logic, 27.8% route)
=======================================	=======	
Cross Clock Doma	-	
Clock to Setup on		ock cd/clk_div
Src:Rise Source Clock De	e Src:Fall Src: est:Rise Dest:R	::Rise Src:Fall Rise Dest:Fall Dest:Fall
cd/clk_div 2. clk 2.569	790 9	
Clock to Setup on	destination clo	ock clk
Src:Rise Source Clock De	e Src:Fall Src: est:Rise Dest:R	::Rise Src:Fall Rise Dest:Fall Dest:Fall
clk 3.947	7	
	========	
=======		
Total REAL time to Total CPU time to	-	
>		
Total memory usag	ge is 4486176	kilobytes
Number of errors Number of warnin	gs: 3 (0 fil	ltered)