
CDA 4203L Computer System Design Lab

Lab 3 Report Programmable BCD Counter


Today's Date:	02/13/2022
Team Members:	Ahmed El Maliki
	Stella Kariuki
	Ivan Gonzalez
Work Distribution:	Ahmed: worked on the code provided and made sure it was working properly. Stella: contribute with the code and to test its functionality Ivan: tested the functionality of the codes and recorded the outputs as well as the waveform
No. of Hours Spent:	8 hours
Exercise Difficulty: (Easy, Average, Hard)	Hard
Any Other Feedback:	We needed more explanation of how the board works to get familiar with it. We successfully completed the tutorial for this lab and our board program compiles but the board does not do anything. We used the UCF file provided for the tutorial

Board compiles and gets programmed with our computer but when the code gets run there is no output from the board.




Problem 1: Draw overall block diagram of the programmable counter. Briefly explain how your design works. For each block, include the Verilog code. *Use as many pages as needed*.

Based on the Hierarchy of our project, we will discuss our block diagrams from bottom to top.




Counter_{1.v}



```
module count 7 (run, CLK, count out);
 5
      output reg [6:0] count out;
 6
7
      input run, CLK;
 8
9
   initial begin
10
    count out = 0;
11
    end
12
13
     always @(posedge CLK)
14
     begin
15
        if(run == 1'b0) begin // Reset Condition
16
       count out = 0;
17
      end
18
   else if (run == 1'bl) begin // Run Condition
19
20
       count out = count out+ 1'bl;
21
      end
22
       else begin
       count out = count out;
23
24
         end
25
   end
26
    endmodule
27
```

What this file does is that takes a input from the run and the clock and if the input is 1'b0 it will reset the clock, otherwise if the run is 1'b1 it will initiate the 7-bit binary counter.


Program_counter.v



```
module prog count 7 (max count, run, CLK, count out);
 6
 7
    input [6:0] max count;
 8
   input run, CLK;
9 output [6:0] count out;
   reg [6:0] temp;
10
11
   reg clk;
12
13
   // Wires/Registers required go here.
14
15
16 // 7-bit counter instance
   count 7 counter 1 (.run (run),
17
18
            .CLK(clk),
19
            .count out(count out));
20
21
22
       always @ ( CLK or max count) begin
23
24
       if (run==0) begin
       clk=CLK;
25
       temp=max count;
26
27
       end
28
       else begin
29
       if (temp==count out || count out==99 ) begin
          clk=0;
30
31
          end
       else if (temp<count_out ) begin
32
33
       clk=0;
34
       end
       else begin
35
36
       clk=CLK;
       end
37
       end
38
       end
39
```

This program will use the 7-bit binary counter and add programmability to it. The file provide the logic to stop a counter when it reaches a designed value. The maximum value is stated to be 99. In this program we have included registers to keep track of the values.

Final_bcd_counter1.v



```
module bcd count 7 (max count, CLK, run, digit 1, digit 2);
 8
9
      input [6:0] max count;
10
      input CLK, run;
11
      output [3:0] digit 1;
12
      output
              [3:0] digit 2;
13
      wire [6:0] y;
14
15
      // TODO: Wires and registers for interconnect if needed
16
17
      // Programmable 7-bit counter module
18
      prog count 7 counter (.max count (max count),
19
             .run(run),
20
             .CLK(CLK),
21
             .count_out(y));
22
23
24
25
26
    binary_bcd_2 bcd_conv(
27
                       .bin in(y),
28
                       .digit 1(digit 1),
                       .digit 2(digit 2)
29
30
                       );
31
32
33
    endmodule
```

// This is the top module for the programmable BCD counter. It implements a programmable 7-bit counter and a binary-to-bcd converter that can output two digits.

Problem 2: Testbench code: Include your Verilog testbench. Use as many pages as needed.

```
1 // Example BCD Counter Testbench
 2 module bcd_count_tb_example;
       // Inputs
 4
       reg [6:0] max count;
 5
       reg clk, run;
 6
 7
       // Outputs
 9
      wire [3:0] digit 1, digit 2;
10
       // UUT - BCD Counter
11
      bcd_count_7 uut(.max_count(max_count), .run(run), .clk(clk), .digit_1(digit_1), .digit_2(digit_2));
12
13
       // Clock Generator
14
       always begin
15
         clk = ~clk;
16
17
         #5;
18
       end
19
       // Simulation
20
      initial begin
21
         clk = 0;
run = 0;
22
23
         max count = 0;
24
         #100;
25
         // Set MAX to 73 while run=0
26
27
         max_count = 73;
28
          #10;
29
         // Wait, then set run to 1
          run = 1;
30
          #150;
31
32
          // Change MAX while run is 1 - should NOT affect the output;
33
          max_count = 15;
34
         // At this time, the output should be 73. Reset it to zero and give it the new max by setting run
35
          run = 0;
36
         #20
37
38
         // Count up to 15 by setting run to 1 \,
39
          run = 1;
         #50;
40
         // Change max count to > 99
41
         max_count = 118;
42
43
         #500
44
         run=0;
45
         run=1;
46
         // Should count to 99 and stop
47
48
          // *** NOTE*** You will need to simulate 3us to see the entire waveform
49
50 endmodule
51
```

Problem 3: Simulation Waveforms. Include waveforms that demonstrate the functionality. *Use as many pages as needed.*

