










pull-up resistor for open-drain

The diagrams illustrate the connection of pull-up resistors for open-drain outputs. Each circuit shows a VDD supply connected to a resistor (R3, R7, R10) which is connected to the output pin (1) of a device (JP14, JP15, JP17). The output pin (2) is connected to a signal line (ICL0, ICL1, ICL2). The output pin (3) is connected to ground (GND). The output pin (4) is connected to a signal line (SDA0, SDA1, SDA2).






External Reset




The diagram shows an external reset circuit. A red line labeled **VDD_LINK** is connected to a blue resistor labeled **R26** with a value of **47K**. The other end of the resistor is connected to a red line labeled **RESET**. The **RESET** line is also connected to a blue capacitor labeled **C51** with a value of **0.1uF**. The capacitor is connected to ground, which is represented by a standard ground symbol.



External High Crystal

Near U2

The diagram shows an external high crystal oscillator circuit. It consists of a crystal labeled 'Y3' with a frequency of '12M'. The crystal is connected between two pins, 'XIN' and 'XOUT', both labeled in red. Each pin has a red arrow pointing towards it, indicating signal input/output. A capacitor 'C49' with a value of '20p' is connected between 'XIN' and ground. Another capacitor 'C50' with a value of '20p' is connected between 'XOUT' and ground. The ground connection is shown as a standard three-line ground symbol.



USB Connector

The diagram shows a USB connector (CN1) with the following connections:

- Pin 1: VDD USB
- Pin 2: DN
- Pin 3: DP
- Pin 4: NC
- Pin 6: GND
- Pin 5: GND
- Pin 7: GND

The USB lines are labeled D- and D+.




Diagram illustrating the connections for Test Pin JP21:

- Pin 1: VDD_LINK
- Pin 2: GND_LINK
- Pin 3: SWCLK
- Pin 4: SWDIO
- Pin 5: RESET
- Pin 6: VREG33



ADC Detect


T_VDD R27 3K

R28 9.1K

C48 0.1uF

ADC_CHK

Title	
SN34	
Size	Doc
B	03
Date:	M



Power

VDD_USB

D4
1N5817

5V_LINK

D5
1N4148

C39
1uF

U2
A6303CE5R-33

1 Vin Vout 5

2 GND

3 EN NC 4

3V3_LINK

C40
1uF

VOUT_LINK
To M4 IC

5V_LINK


R16 0R

VDD12_LINK

T_VDD

R17 0R

VDD3_LINK



LED

D6

3V3_LINK
Q R18 3K

RGB_LED

LED-FAIL Red

LED-OK Green

Blue

D7

3V3_LINK
Q R19 3K

RGB_LED


LED-Offline Red

LED-Online Green

Blue

D3 : OK/FAIL
LED-OK = 0 && LED-FAIL = 1--->OK (D3 Status : Green)
LED-OK = 1 && LED-FAIL = 0--->FAIL (D3 Status : RED)

D4 : Online/Offline
LED-Online = 1 && LED-Offline = 0 --->Offline(D4 Status : RED)
LED-Online = 0 && LED-Offline = 1 --->Online(D4 Status : Green)



Connect to Target

	S_CLK SWCLK	S_Data SWDIO
M4 (SWD)		

Target_VDD	VDDIO1
GND_LINK	GND
T_UTX	URXD
T_URX	UTXD
T_SWO	SWO
T_DATA	SWDIO
T_CLK	SWCLK

Target_VDD Connection Details:

The Target_VDD connection is shown with a buffer (Q1, AO3401), a resistor (R20, 1K), and a capacitor (C45, 0.1uF). The circuit diagram shows the Target_VDD connection to the target board's VDDIO1 pin. The connection is made through a buffer (Q1, AO3401) and a resistor (R20, 1K) to ground. A capacitor (C45, 0.1uF) is connected to the target board's VDDIO1 pin to ground.

