GreenLine GL-1 cradle board (netlist stage, nothing routed)

usb

6 parts: C1 … U1

File: gl1_cradle_usb.kicad_sch

pins

8 parts: J2 … SP7

File: gl1_cradle_pins.kicad_sch

14 parts (13 on the BOM; plus 6 board-only item(s) such as fiducials), 10 nets, 2 copper layers, 1.60 mm, rule set US_2L_STD
Net classes (track / clearance, mm):
    Default   0.200 / 0.150   7 nets
    Power   0.400 / 0.150   3 nets
Every pin carries a global label with its net name; pins without a net carry a no-connect flag.
This schematic is generated from the design script (netlist as code). Edit the script, not these files.


(netlist stage, nothing routed)
Connectivity is by global label; there are no wires
Generated by gleda from the design script — do not edit
Sheet: root
GreenLine

Sheet: /
File: gl1_cradle.kicad_sch

Title: GreenLine GL-1 cradle board

Size: A4	Date:	**Rev: D-EVT1**
KiCad E.D.A. kicad-cli 7.0.11+dfsg-1build4		Id: 1/3

usb — 6 parts




(netlist stage, nothing routed)
Connectivity is by global label; there are no wires
Generated by gleda from the design script — do not edit
Sheet: usb
GreenLine

Sheet: /usb/
File: gl1_cradle_usb.kicad_sch

Title: GreenLine GL-1 cradle board

Size: A4	Date:	**Rev: D-EVT1**
KiCad E.D.A. kicad-cli 7.0.11+dfsg-1build4		Id: 2/3

pins — 8 parts



SP1 0914 pin — VBUS

SP2 0914 pin — USB_DM

SP3 0914 pin — USB_DP

SP4 0914 pin — GND

SP5 0914 pin — SWDIO

SP6 0914 pin — SWCLK

SP7 0914 pin — NRST

(netlist stage, nothing routed)
Connectivity is by global label; there are no wires
Generated by gleda from the design script — do not edit
Sheet: pins
GreenLine

Sheet: /pins/
File: gl1_cradle_pins.kicad_sch

Title: GreenLine GL-1 cradle board

Size: A4	Date:	**Rev: D-EVT1**
KiCad E.D.A. kicad-cli 7.0.11+dfsg-1build4		Id: 3/3