

# Instructions for using Xilinx Vivado

The following instructions will help you work with Vivado in the ece linux environment. If you already have Vivado installed on your system, you can use that as well

(The text in green font are comments, and the text in red font are the commands to be executed)

%To enable tcsh,

➤ **tcsh**

%Go to the run folder of lab\_1, if you have created the lab\_1 hierarchy in the home directory, then the command is

➤ **cd ~/lab\_1/run**

%Create a folder called vivado\_run,

➤ **mkdir vivado\_run**

%Move into vivado\_run


➤ **cd vivado\_run**

%Source the script


➤ **source /tools/xilinx/vivado201504/Vivado/2015.4/settings64.csh**

%Launch Vivado (note that this is a heavy application, close other windows and don't panic if it takes a lot of time to open)


➤ **vivado &**




Create new project and click next




By default, the project will be saved as 'project\_1' in the folder 'vivado\_run' and click next




## Create a RTL Project and click next




## Change the Target language to VHDL and simulator language to mixed



Add Files by clicking on +




Add “barrel\_shifter.vhd”; select ‘Scan and add rtl include files into project’; deselect ‘Copy sources into project’ (The reason we deselect is that during the synthesis and implementation process, if we edit the source files in gvim/emacs/gedit outside Vivado, the changes should be reflected into the Vivado environment)







We are not using any inbuilt IP, so click next




We need constraints for porting the Logic onto the FPGA, but we are not doing that in this Lab. Also, for this lab we do not have a clock (combinational design), so constraints will not be needed. Basically, constraints are directives to Vivado. Click next.




The part number is xcku115-flva2104-3-e. This does not correspond to the Basys board. The rationale for using this is it has a lot of resources and the chances of running out of resources is relatively low for this board. Feel free to use any other part that you like. The lab for which design will be ported to Basys and for your project, the part corresponding to Basys should be used. (More on this later.) Click next




## Click on Finish



We want you to get familiar with the environment. <http://ece-research.unm.edu/jimp/codesign/Vivado/VivadoHelloWorldTutorial.pdf> is a good link. The Design sources are in the hierarchy window of the project manager




Click on Run Synthesis on the left side of the screen.



[illegible]

Click on Open Implemented Design and you are done.



Now the relevant files are in the sub-directory **vivado\_run/project\_1/project\_1.runs**

You will notice that there are 2 folders here; synth\_1 for the synthesis results and impl\_1 for the implementation results. We expect you to have a look at the files generated in these folders. The file 'barrel\_shifter\_utilization\_synth.rpt' is in synth\_1 folder and the file 'barrel\_shifter\_power\_routed.rpt' is in impl\_1 folder.



For the new design (16 bit barrel shifter), create a new folder lab\_2 parallel to lab\_1. Create the folders tb,src,run and scripts(scripts is optional). Create the design 'barrel\_shifter\_16.vhd' in src. Write the testbench in tb. Go to run folder and run the modelsim simulations. Verify your designs.

After this create the vivado\_run folder,descend into that. Repeat the same steps as barrel\_shifter for Synthesis and implementation. The file 'barrel\_shifter\_16\_utilization\_synth.rpt' will be in synth\_1 and 'barrel\_shifter\_16\_power\_routed.rpt' will be in impl\_1.