

RE : Ability to Read from the bus
WE : Ability to Write on the bus

Building the ALU

ADDER


1

Addition Rule:

| $A + B$ | Sum | Carry |
|---------|-----|-------|
| $0 + 0$ | 0 | 0 |
| $1 + 0$ | 1 | 0 |
| $0 + 1$ | 1 | 0 |
| $1 + 1$ | 0 | 1 |

$$\begin{array}{r}
 \overset{0}{\cancel{1}} \overset{0}{\cancel{0}} \overset{1}{\cancel{1}} \\
 + \overset{0}{\cancel{1}} \overset{0}{\cancel{1}} \\
 \hline
 1 \ 1 \ 1 \ 0
 \end{array} \Rightarrow + \frac{9}{5}$$

For our ALU, we need to put together 8 adders, each other adding one bit from each register and producing a carry



3

| A | B | Subtract | Sum | C_out |
|---|---|----------|-----|-------|
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 |

Subtract

2

subtracting is not as easy as adding.

$$\begin{array}{r}
 1001 \\
 - 0101 \\
 \hline
 ???
 \end{array} \neq \frac{-5}{4}$$

Two's complement is the best method known to subtract two binary numbers.

It consist of inverting of the bits of the binary to subtract, and ADD the two data together. Then, we add 1 to the result:

$$\begin{array}{r}
 1001 \\
 - 0101 \\
 \hline
 \overset{\text{=}}{\cancel{\begin{array}{r}
 \overset{0}{\cancel{1}} \overset{0}{\cancel{0}} \overset{1}{\cancel{1}} \\
 + \overset{0}{\cancel{1}} \overset{0}{\cancel{1}} \\
 \hline
 0 \ 0 \ 1 \ 1
 \end{array}}} \\
 + 1 \\
 \hline
 0100
 \end{array} \Rightarrow \left. \begin{array}{r}
 1001 \\
 + 1010 \\
 \hline
 \overset{\text{=}}{\cancel{\begin{array}{r}
 \overset{0}{\cancel{1}} \overset{0}{\cancel{1}} \overset{1}{\cancel{1}} \\
 + \overset{0}{\cancel{1}} \overset{0}{\cancel{1}} \\
 \hline
 0 \ 0 \ 1 \ 1
 \end{array}}} \\
 + 1 \\
 \hline
 0100
 \end{array}} \right\} = \frac{-5}{4}$$

Two's complement

But how to inverse the value of a bit ? By using XOR gates

| Subtract_Signal | B | output |
|-----------------|---|--------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


Inverted

then we feed the output to an adder

4


ALU Test:

$$\begin{array}{r}
 1 \\
 + 1 \\
 \hline
 2
 \end{array}
 \quad
 \begin{array}{r}
 00000001 \\
 + 5 \\
 \hline
 7
 \end{array}
 \quad
 \begin{array}{r}
 00000010 \\
 + 10 \\
 \hline
 18
 \end{array}$$



building a seven segment display decoder.

8 bits needs 3 displays, and each display should only display the number between 0-9 .



Example: 469 \Rightarrow

with the DE2,
apply '0' to a segment
lights it up
apply "1" to turn it off (Common anode)

Truth table of a 7-segment display


| Digit | Binary | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|-------|--------|---|---|---|---|---|---|---|---|
| 0 | 0000 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | |
| 1 | 0001 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | |
| 2 | 0010 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | |
| 3 | 0011 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | |
| 4 | 0100 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | |
| 5 | 0101 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | |
| 6 | 0110 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | |
| 7 | 0111 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |
| 8 | 1000 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 9 | 1001 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | |
| A | 1010 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | |
| B | 1011 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | |
| C | 1100 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | |
| D | 1101 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | |
| E | 1110 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | |
| F | 1111 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | |

| Digit | Binary | Seg0 | Seg1 | Seg2 | Seg3 | Seg4 | Seg5 | Seg6 |
|-------|--------|------|------|------|------|------|------|------|
| 0 | 0000 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0001 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 2 | 0010 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 3 | 0011 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 4 | 0100 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 5 | 0101 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 6 | 0110 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 7 | 0111 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 8 | 1000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 9 | 1001 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

Let's build a logic circuit to light up each segment based on the truth table:

in cases 1 and 2, Seg0 is turned off


| Digit | Binary | Seg0 |
|-------|--------|------|
| 0 | 0000 | 0 |
| 1 | 0001 | 1 |
| 2 | 0010 | 0 |
| 3 | 0011 | 0 |
| 4 | 0100 | 1 |
| 5 | 0101 | 0 |
| 6 | 0110 | 0 |
| 7 | 0111 | 0 |
| 8 | 1000 | 0 |
| 9 | 1001 | 0 |



So we make the circuit longer by using the same rule for the segments 1, 2, 3, 4, 5, and 6.

Now, we don't want our segments to display the letter ABCDEF. So we need to find a way to write the full 3 digit numbers on the 3 segments.

For that, I learned about the Double Dabble algorithm that takes an 8 bit value and break it down to many sets of 4-bit values.





<https://youtu.be/hEDQpqhY2MA>

LINK TO VIDEO

Double Dabble

left shift




In General

| | | | |
|--|-----------------|----------------------|------------------------|
| | | | $a b c d e f g h i$ |
| | | a | $b c d e f g h i$ |
| | | ab | $c d e f g h i$ |
| | | abc | $d e f g h i$ |
| | | U_1, U_2, U_3, U_4 | $+3 = U_1 U_2 U_3 U_4$ |
| | | U_2, U_3, U_4 | $+3 = U_1 U_2 U_3 U_4$ |
| | | U_1 | $U_1 V_1 V_2 V_3 V_4$ |
| | | U_1, U_2 | $+3 = U_1 U_2 V_3 V_4$ |
| | | U_1, U_2, U_3 | $V_1 V_2 V_3 V_4$ |
| | | U_1, U_2, U_3, U_4 | $+3 = Y_1 Y_2 Y_3 Y_4$ |
| | | U_1, U_2, U_3, U_4 | $+3 = X_1 X_2 X_3 X_4$ |
| | X_1 | $X_2 X_3 X_4 Y_1$ | $Y_1 Y_2 Y_3 Y_4$ |
| | X_1, X_2 | $X_3 X_4 Y_1 A_1$ | $A_2 A_3 A_4$ |
| | X_1, X_2, C_1 | $C_2 C_3 C_4 B_1$ | $B_2 B_3 B_4 i$ |

Truth table

| | Input | Output | |
|---|-------|--------|----|
| 0 | 0000 | 0000 | 0 |
| 1 | 0001 | 0001 | 1 |
| 2 | 0010 | 0010 | 2 |
| 3 | 0011 | 0011 | 3 |
| 4 | 0100 | 0100 | 4 |
| 5 | 0101 | 1000 | 8 |
| 6 | 0110 | 1001 | 9 |
| 7 | 0111 | 1010 | 10 |
| 8 | 1000 | 1011 | 11 |
| 9 | 1001 | 1100 | 12 |



Double Dabble Algorithm
for a 9 bit BCD Decoder


Control Unit

Fetch
Data

Execute
instruction

Refer to this
animation for the load
instruction:

[https://commons.wikimedia.org/wiki/
File:Animation_of_an_LDA_instruction_performed_by_the_control
matrix_of_a_simple_hardwired_control_unit.gif](https://commons.wikimedia.org/wiki/File:Animation_of_an_LDA_instruction_performed_by_the_control_matrix_of_a_simple_hardwired_control_unit.gif)



| | |
|-----|------|
| LDA | 0001 |
| ADD | 0010 |
| SUB | 0011 |
| OUT | 0100 |
| HLT | 0101 |

Load from RAM into Reg-A
 Add to value in A and save in Reg-A
 Subtract to value in Reg-A and save in Reg-A
 Output Result
 STOPS the clock

STEPS FOR LDA INSTRUCTION

- T₀ 1st step : PC_WE MAR_RE
T₁ 2nd Step : RAM_WE IR_RE
T₂ 3rd Step : IR_WE MAR_RE
T₃ 4th step : RAM_WE A_REG.RE
T₄ 5th step : Reset microCounter
T₅

PC_Enable

STEPS FOR ADD INSTRUCTION

- T₀ 1st step : PC_WE MAR_RE
T₁ 2nd Step : RAM_WE IR_RE
T₂ 3rd Step : IR_WE MAR_RE
T₃ 4th step : RAM_WE B_REG.RE
T₄ 5th step : Sum_Out A_REG.RE
T₅ 6th step : Reset microCounter

PC_Enable

FLAG.RE

Fetch

" same for all instruction "

STEPS FOR OUT INSTRUCTION

- T₀ 1st step : PC_WE MAR_RE
T₁ 2nd Step : RAM_WE IR_RE
T₂ 3rd Step : A_REG_WE Out_REG.RE
T₃ 4th step : Reset microCounter
T₄
T₅


PC_Enable

| Instruction | STEP | CF ZF | HLT RE | MAR RE | RAM WE | IR WE | IR RE | A_Reg RE | A_Reg WE | Sum out | Subtract | B_Reg RE | Out_Reg RE | PC WE | PC RF | PC | PC | Flag CLR AE | |
|-------------|---------|-------|--------|---|--------|-------|-------|----------|----------|---------|----------|----------|------------|-------|-------|----|----|-------------|-------|
| STA | 0 1 0 0 | 0 1 0 | X X | 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | | | | | |
| | 0 1 0 0 | 0 1 1 | X X | 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | | | | | |
| | 0 1 0 0 | 1 0 0 | | 0 | | | | | | | | | | | | | | Reset | |
| LDI | 0 1 0 1 | 0 1 0 | X X | 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | | | | | |
| | 0 1 0 1 | 0 1 1 | X X | 0 | | | | | | | | | | | | | | | Reset |
| | 0 1 0 1 | 1 0 0 | X X | 0 | | | | | | | | | | | | | | | |
| JMC | 0 1 1 0 | 0 1 0 | O X | 0 | | | | | | | | | | | | | | | |
| | 0 1 1 0 | 0 1 0 | I X | 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 | | | | | | | | | | | | | | | |
| | 0 1 1 0 | 0 1 1 | X X | 0 | | | | | | | | | | | | | | | Reset |
| | 0 1 1 0 | 1 0 0 | X X | 0 | | | | | | | | | | | | | | | |
| JMZ | 0 1 1 1 | 0 1 0 | X O | 0 | | | | | | | | | | | | | | | |
| | 0 1 1 1 | 0 1 0 | X I | 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 | | | | | | | | | | | | | | | |
| | 0 1 1 1 | 0 1 1 | X X | 0 | | | | | | | | | | | | | | | |
| | 0 1 1 1 | 1 0 0 | X X | 0 | | | | | | | | | | | | | | | Reset |

Load immediate

LDI can only
load a value from
0-15 to the A-regis

TESTING CONTROL UNIT




PIN ASSIGNMENT


ON THE DE2 ALTERA

Cyclone II

INSIDE OF THE CONTROL



INSIDE OF THE INSTRUCTION DECODE




TESTING ADD Instruction

Note: B_Reg - WE always O because feeds directly to the ALU and does not feed on the Bus.


B_Reg - WE always 0 because feeds directly to the ALU and does not feed on the BUS.

MAR - WE always 1 because it feeds directly to the MAR (LEDR 14)




To


Fetch
Instruction
After
Each
Cycle




11



12



T3




T4




T_g

TEPS for EXECUTING ADD STRUCTION

Resetting Micro INc counter to TO





0 0 | | 0 | 0 0
D₁ D₂ D₃ D₄ D₅ D₆ D₇ D₈ D₉