

~~Huff~~ GRACE ZONGO
11/16/2022

11/16/2024

R E : Ability to Read Register content
w E : Ability to write on register

Building the ALU


ADDER

Addition Rule:

$A + B$	Sum	Carry
0 + 0	0	0
1 + 0	1	0
0 + 1	1	0
1 + 1	0	1

$$\begin{array}{r}
 \begin{array}{r}
 \begin{array}{r}
 0 & 0 & 1 \\
 1 & 0 & 0 \\
 \hline
 0 & 1 & 0
 \end{array}
 & \Rightarrow + \frac{9}{5} \\
 \hline
 1 & 1 & 0
 \end{array}
 \end{array}$$

For our ALU, we need to put together 8 adders, each other adding one bit from each register and producing a carry



3

A	B	Subtract	Sum	C-out
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
1	0	1	1	0
1	1	1	0	1

Subtract

2

Subtracting is not as easy as adding.

$$\begin{array}{r} \textcolor{red}{1001} \\ - \textcolor{red}{0101} \\ \hline \textcolor{red}{11} \end{array} \neq \frac{9}{-5}$$

Two's complement is the best method known to subtract two binary numbers.

It consists of inverting of the bits of the binary to subtract, and ADD the two data together. Then, we add 1 to the result:

$$\begin{array}{r}
 \begin{array}{c}
 1001 \\
 -0101 \\
 \hline
 =
 \end{array}
 \Rightarrow + \quad \begin{array}{c}
 1001 \\
 -1010 \\
 \hline
 =0111
 \end{array}
 \end{array}
 \left. \begin{array}{c} \\ \\ \end{array} \right\} \Rightarrow \begin{array}{c} 9 \\ -5 \\ \hline 4 \end{array}$$

Two's complement

But how to inverse the value of a bit? By using XOR gates


Subtract_Signal	B	output
0	0	1
0	1	0
1	0	1
1	1	0

then we feed the output to an adder

4


ALU Test:

$$\begin{array}{r}
 1 \\
 + 1 \\
 \hline
 2
 \end{array}
 \quad
 \begin{array}{r}
 00000001 \\
 + 5 \\
 \hline
 7
 \end{array}
 \quad
 \begin{array}{r}
 00000010 \\
 + 10 \\
 \hline
 18
 \end{array}$$



building a seven segment display decoder.

8 bits needs 3 displays, and each display should only display the number between 0-9 .



Example: 469 \Rightarrow

with the DE2,
apply '0' to a segment
lights it up
apply "1" to turn it off (Common anode)

Truth table of a 7-segment display

\rightarrow segments


Digit	Binary	0	1	2	3	4	5	6
0	0000	1	1	1	1	1	1	0
1	0001	0	1	1	0	0	0	0
2	0010	1	1	0	1	1	0	1
3	0011	1	1	1	1	0	0	1
4	0100	0	1	1	0	0	1	1
5	0101	1	0	1	1	0	1	1
6	0110	1	0	1	1	1	1	1
7	0111	1	1	1	0	0	0	0
8	1000	1	1	1	1	1	1	1
9	1001	1	1	1	0	1	1	1
A	1010	1	1	0	1	1	1	1
B	1011	0	0	0	1	1	1	1
C	1100	1	0	0	1	1	1	0
D	1101	0	1	1	1	1	0	1
E	1110	1	0	0	1	1	1	1
F	1111	1	0	0	0	1	1	1

Digit	Binary	Seg0	Seg1	Seg2	Seg3	Seg4	Seg5	Seg6
0	0000	0	0	0	0	0	0	1
1	0001	1	0	0	1	1	1	1
2	0010	0	0	1	0	0	1	0
3	0011	0	0	0	0	0	1	0
4	0100	1	0	0	1	1	1	0
5	0101	0	1	0	0	1	0	0
6	0110	0	1	0	0	0	0	0
7	0111	0	0	0	0	1	1	1
8	1000	0	0	0	0	0	0	0
9	1001	0	0	0	0	0	1	0

Let's build a logic circuit to light up each segment based on the truth table:

in cases 1 and 2, Seg0 is turned off


Digit	Binary	Seg0
0	0000	0
1	0001	1
2	0010	0
3	0011	0
4	0100	1
5	0101	0
6	0110	0
7	0111	0
8	1000	0
9	1001	0



So we make the circuit longer by using the same rule for the segments 1, 2, 3, 4, 5, and 6.

Now, we don't want our segments to display the letter ABCDEF. So we need to find a way to write the full 3 digit numbers on the 3 segments.

For that, I learned about the Double Dabble algorithm that takes an 8 bit value and break it down to many sets of 4-bit values.





<https://youtu.be/hEDQpqhY2MA>

LINK TO VIDEO

Double Dabble

left shift




In General

			$a b c d e f g h i$
		a	$b c d e f g h i$
		ab	$c d e f g h i$
		abc	$d e f g h i$
		U_1, U_2, U_3, U_4	$+3 = U_1 U_2 U_3 U_4$
		U_2, U_3, U_4	$+3 = U_1 U_2 U_3 U_4$
		U_1	$U_1 V_1 V_2 V_3 V_4$
		U_1, U_2	$+3 = U_1 U_2 V_3 V_4$
		U_1, U_2, U_3	$V_1 V_2 V_3 V_4$
		U_1, U_2, U_3, U_4	$+3 = Y_1 Y_2 Y_3 Y_4$
		U_1, U_2, U_3, U_4	$+3 = X_1 X_2 X_3 X_4$
	X_1	$X_2 X_3 X_4 Y_1$	$Y_1 Y_2 Y_3 Y_4$
	X_1, X_2	$X_3 X_4 Y_1 A_1$	$A_2 A_3 A_4$
	X_1, X_2, C_1	$C_2 C_3 C_4 B_1$	$B_2 B_3 B_4 i$

Truth table

	Input	Output	
0	0000	0000	0
1	0001	0001	1
2	0010	0010	2
3	0011	0011	3
4	0100	0100	4
5	0101	1000	8
6	0110	1001	9
7	0111	1010	10
8	1000	1011	11
9	1001	1100	12



Double Dabble Algorithm
for a 9 bit BCD Decoder


Control Unit

Fetch
Data

Execute
instruction

Refer to this
animation for the load
instruction:

[https://commons.wikimedia.org/wiki/
File:Animation_of_an_LDA_instruction_performed_by_the_control
matrix_of_a_simple_hardwired_control_unit.gif](https://commons.wikimedia.org/wiki/File:Animation_of_an_LDA_instruction_performed_by_the_control_matrix_of_a_simple_hardwired_control_unit.gif)



LDA	0001
ADD	0010
SUB	0011
OUT	0100
HLT	0101

Load from RAM into Reg-A
 Add to value in A and save in Reg-A
 Subtract to value in Reg-A and save in RegA
 Output Result
 STOPS the clock

STEPS FOR LDA INSTRUCTION

- T₀ 1st step : PC_WE MAR_RE
T₁ 2nd Step : RAM_WE IR_RE
T₂ 3rd Step : IR_WE MAR_RE
T₃ 4th step : RAM_WE A_REG.RE
T₄ 5th step : Reset microCounter
T₅

PC_Enable

STEPS FOR ADD INSTRUCTION

- T₀ 1st step : PC_WE MAR_RE
T₁ 2nd Step : RAM_WE IR_RE
T₂ 3rd Step : IR_WE MAR_RE
T₃ 4th step : RAM_WE B_REG.RE
T₄ 5th step : Sum_Out A_REG.RE
T₅ 6th step : Reset microCounter

PC_Enable

FLAG.RE

Fetch

" same for all instruction"

STEPS FOR OUT INSTRUCTION

- T₀ 1st step : PC_WE MAR_RE
T₁ 2nd Step : RAM_WE IR_RE
T₂ 3rd Step : A_REG_WE Out_REG.RE
T₃ 4th Step : Reset microCounter
T₄
T₅

PC_Enable


TABLE FOR
CONTROL UNIT
for each instruction

Instruction	STEP	CF ZF	MAR WE	RAM RE	RAM RE	IR WE	IR WE	A_Reg out	A_Reg out	Sum out	Subtract WE	B_Reg WE	Out_Reg C1h...C4h	PC RF	PC WE	PC WE	CLR WE	Flag RE
STA	0 1 0 0	0 1 0	x x	0 1 0 0 1	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	
	0 1 0 0	0 1 1	x x	0 0 1 0 0 0 0 0 1	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	Reset
	0 1 0 0	1 0 0		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
LDI	0 1 0 1	0 1 0	x x	0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0														Reset
	0 1 0 1	0 1 1	x x	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														0
	0 1 0 1	1 0 0	x x	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														0
JMC	0 1 1 0	0 1 0	0 x	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														0
	0 1 1 0	0 1 0	1 x	0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0														0
	0 1 1 0	0 1 1	x x	0 0														Reset
	0 1 1 0	1 0 0	x x	0 0														0
JMZ	0 1 1 1	0 1 0	x 0	0 0														0
	0 1 1 1	0 1 0	x 1	0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0														0
	0 1 1 1	0 1 1	x x	0 0														0
	0 1 1 1	1 0 0	x x	0 0														0

Load immediate


LDI can only
load a value from
0-15 to the A-registers

TESTING CONTROL UNIT



	From	To	Value	Assignment Name
1	↳ IR_1	PIN_V2	Location	
2	↳ IR_2	PIN_V1	Location	
3	↳ IR_3	PIN_U4	Location	
4	↳ IR_4	PIN_U3	Location	
5	↳ CI	PIN_T7	Location	
6	↳ C2	PIN_P2	Location	
7	↳ C3	PIN_P1	Location	
8	↳ C4	PIN_N1	Location	
9	↳ CamyFlag	PIN_A13	Location	
10	↳ ZeroFlag	PIN_B13	Location	
11	↳ CTRL_DISABLE	PIN_C13	Location	
12	↳ CLEAR	PIN_Y12	Location	
13	↳ EN_PC_CLK	PIN_AB21	Location	
14	↳ HLT	PIN_AA20	Location	
15	↳ RESET_Counter	PIN_Y18	Location	
16	↳ RE_FLAG_REG	PIN_A022	Location	
17	↳ RE_IR	PIN_AD12	Location	
18	↳ WE_IR	PIN_AE12	Location	
19	↳ RE_MAR	PIN_AE13	Location	
20	↳ WE_MAR	PIN_AF13	Location	
21	↳ RE_RAM	PIN_AE15	Location	
22	↳ WE_RAM	PIN_AE15	Location	
23	↳ RE_REG_A	PIN_AC14	Location	
24	↳ WE_REG_A	PIN_AA13	Location	
25	↳ RE_REG_B	PIN_Y13	Location	
26	↳ WE_REG_B	PIN_AA14	Location	
27	↳ SUM_OUT	PIN_U17	Location	
28	↳ RE_OUTPUT_REG	PIN_AC22	Location	
29	↳ RE_PC	PIN_AC21	Location	
30	↳ WE_PC	PIN_A021	Location	
31	↳ ALLU_Sustract	PIN_U18	Location	
32	<...>	<<new>>		


INSIDE OF THE CONTROL



PIN ASSIGNMENT ON THE DE2 ALTERA

Cyclone II

INSIDE OF
THE
INSTRUCTION
DECODE




TESTING ADD Instruction

Note: B_Reg - WE always 0 because feeds directly to the ALU and does not feed on the bus.


B_Reg_WE always 0 because feeds directly to (LEDR8) the ALU and does not feed on the bus.

MAR_WE always 1 because it feeds directly to the RAM (LEDR14)




To


Fetch
Instruction
After
Each
Cycle




11



12



T3




T4




T

STEPS for EXECUTING ADD INSTRUCTION


Resetting Micro INS Counter to TO





RAM_ADDR RAM_DATA

clear RAM
code RAM (if up)
PROG
clock mode
Switch (0 → ext+clk)
(1 → manual clock)
RAM CLK
CLR Computer
manual clock



0 0 1 1 0 1 0 0
 ↓↓ D₇ ↓₆ ↓₅ ↓₄ ↓₃ ↓₂ ↓₁