

中国科学技术大学计算机学院
《计算机组成原理》实验报告



实验题目：寄存器堆与存储器及其应用

学生姓名：钟书锐

学生学号：PB19000362

完成日期：2021.4.7

计算机实验教学中心制

2020 年 09 月

【实验题目】

LabH2_寄存器堆与存储器及其应用

【实验目的】

- 1.掌握 Vivado 的使用
- 2.熟悉 Verilog 的语法
- 4.了解如何通过 Vivado 产生电路图
- 5.熟悉综合、仿真与下载的步骤，掌握 Verilog 代码的调试
- 6.实现寄存器堆
- 7.实现 FIFO 队列

【实验环境】

硬件：

处理器：i7-10750H @ 2.60GHz 六核

显卡：RTX2060(6GB)

Nexys4DDR 开发板

操作系统：

WINDOWS10 家庭中文版


软件：

Vivado 2020.1


【实验内容】

1. 寄存器堆 (Register File)


- a) clk: 时钟
- b) ra0, rd0: 异步读端口 0
- c) ra1, rd1: 异步读端口 1
- d) wa, wd, we: 同步写端口




数据通路




仿真结果



RTL 电路



Synth 电路



资源占用

Tcl ConsoleMessagesLogReportsDesign RunsUtilization x Debug

Q

≡

≡

Q

≡

≡

%

Hierarchy

Hierarchy

Summary

▼ Slice Logic

▼ Slice LUTs (<1%)

▼ LUT as Memory (<1%)

LUT as Distributed

Memory

DSP

Name	1	Slice LUTs (63400)	Bonded IOB (210)	BUFGCTRL (32)
N register		48	107	1

核心代码

```
module register
#(parameter WIDTH = 32,parameter WORD_LINE = 3)
(
input wire clk,
input wire we,
input wire [WORD_LINE-1:0] wa, ra0, ra1,
input wire [WIDTH-1:0] wd,
output wire [WIDTH-1:0] rd0, rd1
);
reg [WIDTH-1:0] regfile [0:(1 << WORD_LINE) - 1];
assign rd0 = regfile [ra0],
       rd1 = regfile [ra1];
always @(posedge clk)
begin
    if (we)
        regfile [wa] <= wd;
end
endmodule
```

2. IP 核

Distributed


```
module IP_distributed(
input wire [3 : 0] a,
input wire [7 : 0] d,
input wire clk,
input wire we,
output wire [7 : 0] spo
);
dist_mem_gen_0 my_dist_mem (
.a(a),
.d(d),
.clk(clk),
.we(we),
.spo(spo)
);
endmodule
```

BLOCK


```
module IP_BLOCK(  
    input wire [3 : 0] a,  
    input wire [7 : 0] d,  
    input wire clk,  
    input wire we,  
    input wire en,  
    output wire [7 : 0] spo  
);  
blk_mem_gen_0 my_blk_mem (.addra(a),.clka(clk),.dina(d),.douta(spo),.ena(en),.wea(we));  
endmodule
```

仿真结果



Distributed



BLOCK





RTL 电路



Synth 电路

23 Cells 22 I/O Ports 44 Nets




资源占用

Name ¹	Slice LUTs (63400)	Slice Registers (126800)	Bonded IOB (210)
✓ N IP_distributed	8	8	22
> I my_dist_mem (dist_mem_gen_0)	8	8	0

Name ¹	Block RAM Tile (135)	Bonded IOB (210)
✓ N IP_BLOCK	0.5	23
> I my_blk_mem (blk_mem_gen_0)	0.5	0

3. FIFO

数据通路



* 省略了clk (100MHz) 和 rst (button)


逻辑设计

LCU:逻辑设计单元


RF:寄存器堆

SDU:显示单元


仿真结果



RTL 电路



Synth 电路



资源占用

Hierarchy					
Name	Slice LUTs (63400)	Slice Registers (126800)	Bonded IOB (210)	BUFGCTRL (32)	
▼ FIFO	84	50	30	1	
my_LCU (LCU)	37	14	0	0	
my_RF (RF)	12	0	0	0	
> my_SDU (SDU)	35	36	0	0	

时间性能分析

[illegible]

核心代码

主模块

```
module FIFO(  
    input clk, rst, //时钟（上升沿有效）、同步复位（高电平有效）  
    input enq, //入队列使能，高电平有效  
    input [3:0] in, //入队列数据  
    input deq, //出队列使能，高电平有效  
    output [3:0] out, //出队列数据  
    output [7:0] an, //数码管选择  
    output [7:0] seg, //数码管数据  
    output wire emp, //空队标志  
    output wire full //满队标志  
);  
  
    wire [2:0] ra0;  
    wire [3:0] rd0;  
    wire [2:0] ra1;  
    wire [3:0] rd1;  
    wire [2:0] wa;  
    wire [3:0] wd;  
    wire we;  
    wire [7:0] valid;  
    wire [2:0] head;  
  
    LCU my_LCU(clk, rst, enq, deq, in, rd0, ra0, we, wa, wd, out, emp, full, head, valid);  
    RF #(4,3) my_RF(clk, we, wa, ra0, ra1, wd, rd0, rd1);  
    SDU my_SDU(clk, rst, head, valid, rd1, ra1, an, seg);  
  
endmodule
```

控制模块

```
always @ (posedge clk, posedge rst) begin  
    if (rst) prevEno <= 0;  
    else if (clk) prevEno <= eno;  
end  
assign enoPosedge = (~prevEno & eno) ? 1 : 0;  
  
reg prevEni;  
wire eniPosedge;  
always @ (posedge clk, posedge rst) begin  
    if (rst) prevEni <= 0;  
    else if (clk) prevEni <= eni;  
end  
assign eniPosedge = (~prevEni & eni) ? 1 : 0;  
  
reg [2:0] tail;  
always @ (posedge clk, posedge rst) begin  
    if (rst) tail <= 7;  
    else if (clk) begin  
        if (eniPosedge && !full && in <= 9) tail <= tail - 1;  
    end  
end  
  
always @ (posedge clk, posedge rst) begin  
    if (rst) head <= 7;  
    else if (clk) begin  
        if (enoPosedge && !emp) head <= head - 1;  
    end  
end
```

```

always @ (posedge clk, posedge rst) begin
    if (rst) begin
        emp <= 1;
        full <= 0;
    end
    else if (clk) begin
        if (enoPosedge && (head - 1 == tail || tail == 7 && head == 0)) emp <= 1;
        else if (eniPosedge && in <= 9) emp <= 0;

        if (eniPosedge && (tail - 1 == head || head == 7 && tail == 0) && in <= 9) full <= 1;
        else if (enoPosedge) full <= 0;
    end
end

assign ra = head;
always @ (posedge clk, posedge rst) begin
    if (rst) out <= 0;
    else if (clk) begin
        if (enoPosedge && !emp) out <= rd;
    end
end
end

```

【结果分析】

能够实现出队入队

设计为循环队列

能够显示空队与满队

【实验总结】

复习了 VERILOG 语法与 vivado 使用

掌握时序逻辑与组合逻辑的基本实现

掌握了数码管显示的方法

【实验建议】

建议多提前几天放出题目