

Introduction

Motivation

- Increasing design complexities
 - Rapid system design space exploration
 - Fast generation of accurate Instruction Set Simulator (ISS)
- Traditional approaches
 - Open source ISS, e.g. gem5, OVP ...
 - Manually built processor models in C++
 - Inaccurate or too hard to explore new features
- Automatic performance model generation
 - Parameterize micro-architecture description model
 - Calibrate parameterized micro-architecture model


Challenges and Solutions

- How to efficiently model micro-architecture performance?
 - Easy to be parameterized
 - Reflect real structures for further exploration
 - Freescale open source Architecture/Micro-architecture Description Language (ADL/uADL)
- How to speed up the searching strategy?
 - Multi-tiered benchmark sets
 - Hierarchically calibrate various aspects

Automatic Calibration Framework



Evolutionary Calibration Infrastructure

- Evolutionary/Genetic Algorithm CALibration (EagaCal)
 - Calibrate manually parameterized uADL model
 - Parameters specification in uAPL file format
 - Multi-tiered benchmark set



Model Characterization and Parameterization

- ADL/uADL model characterization
 - Generate configurable ADL/uADL model blocks
 - Specify search space through configuration parameters



Successive Multi-Tiered Pruning

- Multiple tiers fitness assignment
 - Quickly prune design space by incrementally adding tiers
 - Introduce a new tier when best individual is not improved
 - Fast fitness assessment of each candidate parameter set

$$Accuracy = 1 - \frac{\sum_{i=1}^n W_i \times E_i}{\sum_{i=1}^n W_i}$$


For tier0 - tier4: $E_i = \frac{\sum_{j=1}^n |t_j - t'_j|}{t_{w_i}}$

For tier5: $E_i = \frac{|t_{w_i} - t'_{w_i}|}{t_{w_i}}$


W_i : instruction count of benchmark_i
 E_i : timing error of benchmark_i
 t_j : simulated commit time of instruction_j
 t'_j : reference commit time of instruction_j

Experimental Results

Calibration Results




- Automated calibration against reference uADL model
 - uADL model for e200z0 PowerPC core
 - 14 parameters in uAPL file
 - 29 million possible candidates
 - Compare against timing traces generated from reference ADL model



- Automated calibration against RTL reference
 - uADL model for e200z0 PowerPC core
 - Compare against RTL timing reference traces
 - >99% average accuracy across all benchmarks in 8-hour calibration

Calibration Speed



- Calibration runtime
 - Hierarchical benchmarks sets for evaluation and simulation
 - Add tier and re-evaluate when no more improvement of the population
 - Reduce calibration time by 46% compared to non-tiered approach

Technology Transfer

- Reports and publications
 - S. Chakravarty, A. Gerstlauer, "Performance and Power Modeling Case Study", Report, Jan. 2011.
 - S. Chakravarty, A. Gerstlauer, "ADL Driven Back-Annotation and Simulation Methodology for Host Compiled Performance and Power Modeling", Report, July 2011.
 - S. Chakravarty, A. Gerstlauer, "Host Compiled Performance and Power Modeling of Embedded Systems," SRC TECHCON, August 2011.
 - S. Chakravarty, A. Gerstlauer, "Automated, ADL-Driven Generation of Host-Compiled Platform Models," Report, December 2012.
 - S. Chakravarty, Z. Zhao, A. Gerstlauer, "Automated, Retargetable Back-Annotation for Host-Compiled Power and Performance Modeling," CODES+ISS, Montreal, Canada, September 2013.
 - Z. Zhao, S. Chakravarty, A. Gerstlauer, "Automated, Retargetable Back-Annotation for Host-Compiled Performance and Power Modeling," SRC TECHCON, Aug. 2013. (best in session)
 - Z. Zhao, G. Morrison, A. Gerstlauer, "Automated ADL Model Calibration and Tuning," Report, Dec. 2013.

Industrial interactions

- Leveraging Freescale's open-source ADL technology
 - <http://opensource.freescale.com/fsl-oss-projects/>
 - Regular (bi-weekly) project discussions (Freescale, TI)
 - Internships at Freescale (6/2013-8/2013)
- Automated discovery of ADL based cycle-accurate reference models