



Automated, Retargetable Back-Annotation for Host Compiled Performance and Power Modeling



Binary-to-IR Mapping



Backend optimizations

Zhuoran Zhao, Suhas Chakravarty and Andreas Gerstlauer

Electrical and Computer Engineering, The University of Texas at Austin

Introduction

Motivation


- Increasing design complexities
- Rapid design space exploration desired
- Performance and power validation
- Traditional simulation models
- Instruction Set Simulator (ISS)
- RTL/Gate level
- Too slow or too inaccurate
- Modeling at higher abstraction levels
- Fast and accurate
- Host-compiled simulation

Challenges & Solutions

- Annotation granularity?
- Speed vs. accuracy tradeoff Block (BB) granularity
- Compiler optimizations?
- Mapping between source and binary Work with intermediate representation (IR)
- Dynamic architecture effects?
- Pipelining state
- Pairwise characterization

Host-Compiled Modeling

- Modeling above ISS level
- Compile and execute application natively
- Annotate application with target timing and power
- Wrap with SystemC code for platform integration
- Fast and accurate simulation to complement ISS




Experimental Results

Speed Results

- Telecom & security applications [MiBench]
- SHA, ADPCM, CRC32 & custom Eratosthenes' Sieve
- Small and large data sets, 10 to 700 million instr.
- One-time back-annotation
- 3min. to 3s BA runtime
- Host-compiled simulation vs. traditional ISS
 - > 2000 MIPS vs. 0.8-1 MIPS
 - Close to source-level speeds


Accuracy Results


- Single- (z4-like) and dual-issue (z6-like) e200 PowerPC
- No cache, static branch prediction
- Compare against cycle-accurate reference ISS+McPAT >99% average timing and energy accuracy @ 2000 MIPS



Summary & Conclusions

- Retargetable power/performance back-annotation
- Running at source level speed with >98% accuracy
- Future work Integrated other metrics into host-compiled simulation (thermal, reliability)





a=1; c=2;}

uADL ISS

McPAT

Basic Block

Timing and

Energy Cz.

Augmented Mapping Table

Back

Annotaator

Compiled

Model

a = 1; b = 0; c = 2;


goto bb_7;

If(prev_bb==3)

bb_7: printf(...);

else if(prev_bb==1)

Retargetable Back Annotator



Timing

and

Energy


Back

Annotator

Host-Compiled

(HC) Model

a=b=c=0;




Retargetable Back-Annotation Flow

IR to C

Backend

Binary



a = 1; b = 0; c = 2;

 $bb = BB_2;$

bb = BB 3;

goto bb_7;

incrDelay(15); incrEnergy(2);

incrDelay(delay[bb][BB_3]);

Back-annotation into IR

Path dependent metrics

Capture static branch prediction

Technology Transfer

incrEnergy(energy[bb][BB_3]);

goto bb_7;

bb_7: printf(...);

bb_3:



Reports and publications


- S. Chakravarty, A. Gerstlauer. "Performance and Power Modeling Case Study", Report, Jan. 2011.
- S. Chakravarty, A. Gerstlauer. "ADL Driven Back-Annotation and Simulation Methodology for
- Host Compiled Performance and Power Modeling", Report, July 2011. S. Chakravarty, A. Gerstlauer. "Host Compiled Performance and Power Modeling of Embedded Systems," SRC TECHCON, August 2011.
- S. Chakravarty, A. Gerstlauer, "Automated, ADL-Driven Generation of Host-Compiled Platform Models," Report, December 2012.
- S. Chakravarty, Z. Zhao, A. Gerstlauer, "Automated, Retargetable Back-Annotation for Host-Compiled Power and Performance Modeling," CODES+ISSS, Montreal, Canada, September 2013.

Industrial interactions

Leveraging Freescale's open-source ADL technology

Commit Time

- http://opensource.freescale.com/fsl-oss-projects/
- Regular (bi-weekly) project discussions (Freescale, TI) Internships at Freescale (6/2013-8/2013)
- Automated discovery of ADL based cycle-accurate
- reference models



Fetch Time

Stal

addi r0,r8,1

addi r7,r0,r0

1:addi r8.r7.4

li r8,8