

**MTP Phase-II Presentation**

# Design of Pipeline ADC based on Ring Amplifier



Department of Electrical Engineering  
Indian Institute of Technology, Bombay

Presented by Sagar Zoting  
Roll no. 203070064  
aiCAS Lab

Under guidance of  
Prof. Rajesh Zele

# Outline

---



1. Introduction and Motivation
2. Pipeline ADC Architecture
3. Conventional Ring Amplifier
4. Self-Biased Ring Amplifier
5. Comparator
6. Complete Pipeline ADC
7. Simulations and Results
8. Conclusion
9. Future Work
10. References

# Motivation

- Walden Figure of Merit (FoM<sub>W</sub>)

$$\text{FoM}_W = \frac{P}{f_s \times 2^{\text{ENOB}}}$$


- Pipeline ADC:
  - Moderate to High Conversion Rate (MHz to GHz)
  - High Resolution (6b to 16b)
- Limitation:
  - Adverse effect** on the Residue Amplifier due to **Technology Scaling**



Ref: R. H. Walden, "Analog-to-digital converter survey and analysis," in *IEEE Journal on Selected Areas in Communications*, vol. 17, no. 4, pp. 539-550, April 1999, doi: 10.1109/49.761034.

B. Murmann, "The Race for the Extra Decibel: A Brief Review of Current ADC Performance Trajectories," in *IEEE Solid-State Circuits Magazine*, vol. 7, no. 3, pp. 58-66, Summer 2015, doi: 10.1109/MSSC.2015.2442393.


# Pipeline ADC Architecture



- Clock Phases: Non-Overlapping
- Pipeline Stage Consist of Residue Amplifier, Sub-ADC and DAC
- Bits are stored and synchronized
- Corrected using Adders

# Pipeline ADC Architecture


- Single Stage of Pipeline ADC



- $\phi_3$  is High, during Non-overlapping period
- $C_{Load} = C_L + C_{sampling,i+1}$


# Pipeline ADC Architecture

- Necessity of the Redundant Bit




# Pipeline ADC Architecture

- 1.5 bits/stage block diagram and Transfer Function



# Pipeline ADC Architecture

- 1.5 bit Sub-ADC




Sub-ADC Input( $V_{IN}$ )	$Q_1$	$Q_2$	$Q_{1B}$	$Q_{2B}$	$B_1$	$B_0$
$V_{IN} \leq -V_{REF}/4$	0	0	1	1	0	0
$-V_{REF}/4 \leq IN \leq V_{REF}/4$	0	1	1	0	0	1
$V_{IN} \geq V_{REF}/4$	1	1	0	0	1	0




# Pipeline ADC Architecture

- 1.5-bit DAC




$Q_1$	$Q_2$	$Q_{1B}$	$Q_{2B}$	CTRL1	CTRL0	CTRL2	$V_{DAC}$
0	0	1	1	1	0	0	$V_{CM} - V_{REF}$
0	1	1	0	0	1	0	$V_{CM}$
1	1	0	0	0	0	1	$V_{CM} + V_{REF}$



# Pipeline ADC Architecture


- Digital Bit Alignment and Correction



# Conventional Ring Amplifier

- Inverter Characteristics



- High gain, High Bandwidth
- Balanced at the trip point  
( $V_{IN} = V_{OUT} = V_{CM}$ )



# Conventional Ring Amplifier

- Operation of the Ring Amplifier

- $\phi_{rst}$  is High: Ring Amplifier is off
  - $\therefore V_{IN} = V_A = V_{CM}$




$$V_{BP} > V_{DD} - |V_{thp}|, \quad V_{BN} < V_{thn}$$

# Conventional Ring Amplifier

- Dead zone




- $A_1$  is gain of the First stage inverter
- $\frac{V_{DZ}}{A_1}$  is input referred dead zone
- Range of input  $V_{IN}$  for which  $V_{BP} > V_{DD} - V_{thp}$  and  $V_{BN} < V_{thn}$  is called dead zone.



# Conventional Ring Amplifier

- Case -1:  $V_{IN} > V_{CM}$ 
  - $V_{BP} > V_{DD} - |V_{thp}|$
  - Minimum  $V_{OUT} = 0$

Case-1:  $V_{IN} > V_{CM}$






Case-1:  $V_{IN} > V_{CM}$   
Case-2:  $V_{IN} < V_{CM}$

# Conventional Ring Amplifier


- Case -2:  $V_{IN} < V_{CM}$ 
  - $V_{BN} < V_{thn}$
  - Maximum  $V_{OUT} = V_{DD}$

Case-2:  $V_{IN} < V_{CM}$



# Self-Biased Ring Amplifier

- Limitations of the Conventional Ring Amplifier
  - Floating Capacitors
  - Sensitive to PVT Variation
  - Dead zone independent of  $V_{DD}$




Y. Lim and M. P. Flynn, "A 100 MS/s, 10.5 Bit, 2.46 mW Comparator-Less Pipeline ADC Using Self-Biased Ring Amplifiers," in IEEE Journal of Solid-State Circuits, vol. 50, no. 10, pp. 2331-2341, Oct. 2015, doi: 10.1109/JSSC.2015.2453332.



# Self-Biased Ring Amplifier


- MDAC using Self-Biased Ring Amplifier



- $\phi_1$  : Sampling phase
- $\phi_2$  : Amplification Phase
- $V_X$  moves from  $V_{CM}$  to  $V_{CM} - V_{in} + \frac{V_{dac}}{2} + \frac{V_{out}}{2}$
- Amplification Phase starts
- $C_{Load}$  charges until  $V_{OUT} = 2V_{in} - V_{dac}$

# Self-Biased Ring Amplifier


- MDAC Output



Output of Sub-ADC	Output of DAC	Output of MDAC
00	$-V_{REF}$	$2V_{IN} + V_{REF}$
01	0	$2V_{IN}$
10	$V_{REF}$	$2V_{IN} - V_{REF}$

# Self-Biased Ring Amplifier

- Design




Transistor	MP1	MN1	MP2	MN2	MP3	MN3
Width ( $\mu\text{m}$ )	2.805	1.11	2.805	1.11	0.3	0.135
Length(nm)	90	90	90	90	60	60
Multiplier	12	12	2	2	2	2
$R_{\text{bias}}(\text{k}\Omega)$	8		Capacitor(fF)		300	-

# Self-Biased Ring Amplifier


- Switch Design

Switch	$W_{\text{PMOS}}$ ( $\mu\text{m}$ )	$W_{\text{NMOS}}$ ( $\mu\text{m}$ )	$L(\text{nm})$
Sampling Switch SW1, SW2	5	5	60
Reset Switch SW5	1.8	1.8	60
Output Switch SW6	5	5	60
Amplification Switch SW3, SW4	2.05	2.05	60



# Comparator



- Preamplifier Based Dynamic Comparator



Jipeng Li and Un-Ku Moon, "A 1.8-V 67mW 10-bit 100MSPS pipelined ADC using time-shifted CDS technique," Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003., 2003, pp. 413-416, doi: 10.1109/CICC.2003.1249430.


# Complete Pipeline ADC

- Single Stage of Pipeline ADC




# Complete Pipeline ADC

- Block Diagram of the Pipeline ADC



# Complete Pipeline ADC

- Clock Scheme Used in the Pipeline ADC





# Simulations and Results

- Transient Simulation of the ADC


- $$V_{OUT} = \frac{D_7}{2} + \frac{D_6}{4} + \frac{D_5}{8} + \frac{D_4}{16} + \frac{D_3}{32} + \frac{D_2}{64} + \frac{D_1}{128} + \frac{D_0}{256}$$

Transient Response

Sat Jun 25 04:19:07 2022 1

Name


VIN VS VOUT



# Simulations and Results

- Dynamic Performance of the ADC
  - $N = 4096$  for FFT plot,  $f_{\text{sample}} = 200\text{MHz}$
  - For Low frequency,  $M = 859 \rightarrow f_{\text{in}} \approx 42\text{MHz}$
  - $\text{ENOB} = 7.73\text{b}$ ,  $\text{SNDR} = 48.3\text{dB}$ ,  $\text{SFDR} = 55.73\text{ dBc}$

Dynamic Performance at Low Frequency




# Simulations and Results

- Dynamic Performance of the ADC
  - $N = 4096$  for FFT plot,  $f_{\text{sample}} = 200\text{MHz}$
  - For Nyquist frequency,  $M = 2017 \rightarrow f_{\text{in}} \approx 98\text{MHz}$
  - $\text{ENOB} = 7.62\text{b}$ ,  $\text{SNDR} = 47.68\text{dB}$ ,  $\text{SFDR} = 54.3\text{ dBc}$

Dynamic Performance of ADC at Nyquist Frequency

Name



# Simulations and Results

- Static Performance of ADC


- 100 point Monte-Carlo simulation performed: Ideal LSB = 3.90625mV

	LSB
$DNL_{rms,max}$	0.65
$INL_{rms,max}$	0.91

	mV
$Mean(\mu)$	3.92
$S. D. (\sigma)$	0.012





Name

MONTE-CARLO 100PT




# Simulations and Results

- Static Performance of ADC



# Simulations and Results

- Static Performance of ADC



# Simulations and Results

---


- Dynamic Performance [ENOB] in Different Corners
- Corner :[Transistor Resistor Capacitor] ex. SSS = [Slow Slow Slow]

Low Frequency (M = 859)			
	Temperature		
Corner	-40	27	100
SSS	5.04	6.9	7.29
SSF	5.65	7.22	6.97
SFS	6.42	7.6	6.94
SFF	5.77	7.27	7.77
FSS	7.62	7.76	7.71
FSF	7.84	7.87	7.92
FFS	8.0	7.71	7.33
FFF	7.95	7.65	7.0
TTT	6.97	7.73	6.54

High Frequency (M = 2017)			
	Temperature		
Corner	-40	27	100
SSS	3.86	6.63	6.5
SSF	4.96	7.09	6.59
SFS	5.97	6.76	7.14
SFF	5.18	6.38	7.08
FSS	7.53	7.66	7.7
FSF	7.6	7.57	7.79
FFS	7.89	7.58	6.69
FFF	7.83	6.93	6.84
TTT	6.38	7.44	6.25

# Simulations and Results


- Dynamic Performance in Different Corners





# Simulations and Results

- Dynamic Performance in Different Corners



# Conclusion

---

- Ring Amplifier designed for interstage residue amplification.
- 8 bit Pipeline ADC is constructed using Sub-ADC(1.5 bit) and MDAC.
- Operating frequency is 200Msps. Total latency of the pipeline ADC is 5 clock cycle:
  - 4 Clock cycles for bit alignment
  - 1 clock cycle for bit correction
- For proposed pipeline ADC, ENOB, SNDR and SFDR are 7.44, 47.68 and 54.3 achieved for the  $f_{in} \approx 98\text{MHz}$ (Nyquist frequency)
- $\text{DNL}_{\text{rms,max}}$  and  $\text{INL}_{\text{rms,max}}$  are less than LSB

# Future Work

---

- Ring Amplifier structure can be explored more low power consumption and to improve the performance in the corners
- Comparators needs to be optimized for minimum power consumption and accuracy
- Clock generator circuit using logic gates
- Transistor level implementation of the digital components like D flip-flop and adders
- Layout of the complete pipeline ADC

# References

---

1. B. Murmann, "The Race for the Extra Decibel: A Brief Review of Current ADC Performance Trajectories," in *IEEE Solid-State Circuits Magazine*, vol. 7, no. 3, pp. 58-66, Summer 2015, doi: 10.1109/MSSC.2015.2442393.
2. R. H. Walden, "Analog-to-digital converter survey and analysis," in *IEEE Journal on Selected Areas in Communications*, vol. 17, no. 4, pp. 539-550, April 1999, doi: 10.1109/49.761034.
3. Jipeng Li and Un-Ku Moon, "A 1.8-V 67mW 10-bit 100MSPS pipelined ADC using time-shifted CDS technique," *Proceedings of the IEEE 2003 Custom Integrated Circuits Conference*, 2003., 2003, pp. 413-416, doi: 10.1109/CICC.2003.1249430.
4. B. Hershberg, S. Weaver, K. Sobue, S. Takeuchi, K. Hamashita and U. Moon, "Ring Amplifiers for Switched Capacitor Circuits," in *IEEE Journal of Solid-State Circuits*, vol. 47, no. 12, pp. 2928-2942, Dec. 2012, doi: 10.1109/JSSC.2012.2217865.
5. Y. Lim and M. P. Flynn, "A 100 MS/s, 10.5 Bit, 2.46 mW Comparator-Less Pipeline ADC Using Self-Biased Ring Amplifiers," in *IEEE Journal of Solid-State Circuits*, vol. 50, no. 10, pp. 2331-2341, Oct. 2015, doi: 10.1109/JSSC.2015.2453332.
6. K. M. Megawer, F. A. Hussien, M. M. Aboudina and A. N. Mohieldin, "A Systematic Design Methodology for Class-AB-Style Ring Amplifiers," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 65, no. 9, pp. 1169-1173, Sept. 2018, doi: 10.1109/TCSII.2018.2815705.
7. C. J. B. Fayomi and G. W. Roberts, "Design and characterization of low-voltage analog switch without the need for clock boosting," *The 2004 47th Midwest Symposium on Circuits and Systems*, 2004. MWSCAS '04., 2004, pp. iii-315, doi: 10.1109/MWSCAS.2004.1354358.
8. B. Razavi, "The Design of a Comparator [The Analog Mind]," in *IEEE Solid-State Circuits Magazine*, vol. 12, no. 4, pp. 8-14, Fall 2020, doi: 10.1109/MSSC.2020.3021865.
9. B. Razavi, "The Bootstrapped Switch [A Circuit for All Seasons]," in *IEEE Solid-State Circuits Magazine*, vol. 7, no. 3, pp. 12-15, Summer 2015, doi: 10.1109/MSSC.2015.2449714.

# References

---


10. C. Y. Lee, P. K. Venkatachala, A. ElShater, B. Xiao, H. Hu and U. -K. Moon, "Cascode Ring Amplifiers for High Speed and High Accuracy Settling," 2019 IEEE International Symposium on Circuits and Systems (ISCAS), 2019, pp. 1-5, doi: 10.1109/ISCAS.2019.8702710.
11. K. M. Megawer, F. A. Hussien, M. M. Aboudina and A. N. Mohieldin, "An adaptive slew rate and dead zone ring amplifier," 2016 IEEE International Symposium on Circuits and Systems (ISCAS), 2016, pp. 305-308, doi: 10.1109/ISCAS.2016.7527231.
12. C. Bae et al., "An 11-bit Ring Amplifier Pipeline ADC with Settling-Time Improvement Scheme," 2020 International Conference on Electronics, Information, and Communication (ICEIC), 2020, pp. 1-4, doi: 10.1109/ICEIC49074.2020.9051188.
13. W. -T. Chen, Y. -T. Shyu, C. -P. Huang and S. -J. Chang, "A pipeline ADC with latched-based ring amplifiers," 2016 IEEE International Symposium on Circuits and Systems (ISCAS), 2016, pp. 85-88, doi: 10.1109/ISCAS.2016.7527176.

# THANK YOU

---

# Pipeline ADC Architecture

- Pipeline ADC Operations



# Comparison

---

Comparison of Proposed ADC with Published Work					
	JSSC 2012[4]	JSSC 2015[5]	ICEIC 2020[12]	ISCAS 2015[13]	This Work
$f_{\text{sample}}$ (MHz)	30	100	100	70	200
Resolution(bits)	10.5	10.5	11	10	8
ENOB(bits)	9.9	9.33	10.8	8.36	7.44
SNDR(dB)	61.9	57.9	66.8	52	47.68
SFDR(dBc)	74.2	71.9	76.03	-	54.3
Power(mW)	2.6	2.46	18.6	3.64	22
FoM(fJ/C-step)	90	38.4	104	159.2	460
Technology	180	65	65	90	65



# Simulation and Results

- On Resistance of the Switch
- $R_{on} \ll \frac{1}{C.N.f_{sample}2 \ln 2}$ ;  $C = 300f \therefore R \ll 4.5k\Omega$

R\_ON RESISANCE OF THE SWITCHES

...

Fri Jun 24 21:21:14  
2022

1


Name

R\_SWITCH

■ R\_ON of Reset Switch


■ R\_ON of Amplification Switch

■ R\_ON of Output and Sampling Switch



# Simulation and Results

- Open Loop Gain of the Ring Amplifier



# Simulation and Results

- Variation in Dead Zone due to  $R_{bias}$  in the Ring Amplifier
  - $R_{bias} = 5k, 8k, 11k, 14k$
  - $V_{DZ} = V_{BP} - V_{BN} = I \times R_{bias}$

Dead Zone Analysis


Fri Jun 24 23:51:55  
2022

1

Name Rbias

Third Stage Slew Current

I(Rbias=14k)	14.0k
I(Rbias=11k)	11.0k
I(Rbias=8k)	8.0k
I(Rbias=5k)	5.0k




# Simulations and Results

- Variation in Transient Behavior due to Slew Current
  - $SR = \frac{I_{I3}}{C_L} = \frac{\mu C_{ox} W_3 (V_{GS} - V_{th})^2}{2 C_L L_3}$
  - Variation in Width of output inverter: W, 2W, 3W, 4W, 5W
  - For  $W = 80\mu A$

Variation In the Slew Current

Sat Jun 25 02:55:00 2022 1



# Simulations and Results

- Variation in Transient Behavior due to  $R_{bias}$ 
  - $V_{overshoot} = I_{I3} \cdot \frac{T_{delay}}{C_{load}}$
  - Variation in  $R_{bias}$ : 5k, 8k, 11k, 14k

Variation in Rbias  
Name

Sat Jun 25 03:17:53 2022 1

Rbias Value

- /VOUT (Rbias=14000)
- /VOUT (Rbias=11000)
- /VOUT (Rbias=8000)
- /VOUT (Rbias=5000)

