

Designing a Type 1/2 802.3 or HDBaseT Type 3 Powered Device Using PD702x1 and PD701x1 ICs

Introduction

This application note provides guidelines for designing a Power over Ethernet (PoE) Powered Device (PD) system for IEEE® 802.3af, IEEE 802.3at, HDBaseT (PoH), and Universal Power Over Ethernet (UPoE) applications by using Microchip's family of PD integrated circuits. The following table summarizes Microchip PD products offerings.

Table 1. Microchip Powered Device Products Offerings

Part	Type	Package	IEEE 802.3af	IEEE 802.3at	HDBaseT (PoH)	UPoE
PD70100	Front end	3 mm × 4 mm 12L DFN	x	—	—	—
PD70101	Front end + PWM	5 mm × 5 mm 32L QFN	x	—	—	—
PD70200	Front end	3 mm × 4 mm 12L DFN	x	x	—	—
PD70201	Front end + PWM	5 mm × 5 mm 32L QFN	x	x	—	—
PD70210	Front end	4 mm × 5 mm 16L DFN	x	x	x	x
PD70210A	Front end	4 mm × 5 mm 16L DFN	x	x	x	x
PD70210AL	Front end	5 mm × 7 mm 38L QFN	x	x	x	x
PD70211	Front end + PWM	6 mm × 6 mm 36L QFN	x	x	x	x
PD70224	Ideal diode bridge	6 mm × 8 mm 40L QFN	x	x	x	x

Microchip offers PD devices that integrate the front-end PD and the PWM into the product package. Additionally, Microchip offers standalone front-end PD devices that require an external PWM IC to convert the high PoE voltage down to the regulated supply voltage used by the application. The front-end section provides the necessary detection, classification, power-up functions and operating current levels compliant with the listed standards. The PWM section controls the conversion of the PoE high voltage down to regulated supply voltage used by the application. The scope of this application note is to describe the design of a PoE PD front end and integrated PWM section based on Microchip PD701x1/PD702x1 products. This document also includes a description of key features and functions of Microchip's PD products, a brief overview of PoE functionality, standards and key technical considerations for a PoE PD design.

Microchip offers a complementary product for PoE PD applications, the PD70224 Ideal Diode Bridge, which is a low-loss alternative to the dual diode bridges for input polarity protection.

Microchip offers complete reference design packages and Evaluation Boards (EVBs). For access to these design packages, device datasheets, or application notes, consult your local Microchip Client Engagement Manager or visit our website at www.microchip.com/poe.

For technical support, consult your local Embedded Solutions Engineers or go to microchipsupport.force.com/s/.

Microchip PoE PD Controller Key Features

The following are common features of all Microchip PoE PD controllers.

- Provides PD detection signature
- Programmable PD classification signature
- Integrated isolation switch
- 24.9 kΩ detection signature resistor disconnection when power is on, for power saving
- Inrush current limit (soft start)
- Integrated 10.5 V start-up supply output for DC-DC converters
- Overload protection
- Internal discharge circuitry for DC-DC bulk capacitor
- Wide temperature operating range –40 °C to 85 °C
- On-chip thermal protection
- 100 kHz to 500 kHz programmable DC-DC switching frequency
- DC-DC frequency can be synchronized to external clock
- Supports low power mode operation for higher efficiency
- Soft-start circuit to control the output voltage rise time
- Support efficient synchronous rectification or active clamp topologies
- PoE Port Input UVLO with programmable threshold and hysteresis
- Internal differential amplifier simplifying non-isolated step-down converter
- Overload and short circuit protection
- Pulse-by-pulse current limit

The following table summarizes features that vary across PoE PD controllers.

Table 2. Microchip PoE PD Controller Key Features

Part Number	IC Type	Standards	Max Power (W)	Max Current (A)	Max Resistance (Ω)	FLAGS ¹	WA Priority Pin ²	VAUX
PD70101	Front End + PWM	IEEE 802.3af	15.4	0.45	0.6	PGOOD	No	Yes
PD70201	Front End + PWM	IEEE 802.3af IEEE 802.3at	47	1.123	0.6	AT PGOOD 2-event	No	Yes
PD70211	Front End + PWM	IEEE 802.3af IEEE 802.3at PoH UPoE	95	2.0	0.3	AT 4P_AT HD 4P_HD	Yes	Yes
PD70224	Ideal Diode Bridge	IEEE 802.3af IEEE 802.3at PoH UPoE	95	2	0.76	N/A	N/A	N/A

Note:

1. For detailed descriptions, see section [General Operation Theory](#).
 - 1.1. AT—AT flag
 - 1.2. 4P_AT—4-pair AT flag
 - 1.3. HD—HDBaseT flag
 - 1.4. 4P_HD—4-pair HDBaseT
 - 1.5. PGOOD—Power Good flag
2. WA priority pin controls support of wall adapter functionality and enforces auxiliary supply priority to supply power to the load from an external DC source.
 1. For detailed descriptions, see section [General Operation Theory](#).
 - 1.1. AT—AT flag
 - 1.2. 4P_AT—4-pair AT flag
 - 1.3. HD—HDBaseT flag
 - 1.4. 4P_HD—4-pair HDBaseT
 - 1.5. PGOOD—Power Good flag
 2. WA priority pin controls support of wall adapter functionality and enforces auxiliary supply priority to supply power to the load from an external DC source.

Table of Contents

Introduction.....	1
Microchip PoE PD Controller Key Features.....	2
1. PoE Overview.....	6
2. Using PD702x1 and PD701x1 ICs.....	12
3. Using PD70101/PD70201 and PD70211: PWM Controller.....	14
4. Operation with an External DC Source.....	15
5. General Operation Theory.....	17
5.1. Event Thresholds.....	17
5.2. Inrush Current Limit.....	17
5.3. Bulk Capacitor Discharge.....	18
6. WA_EN Input (PD70211 Only).....	19
6.1. SUPP_S1 and SUPP_S2 Inputs (PD70211 Only).....	19
6.2. PSE Type Flag Outputs	19
7. Thermal Protection.....	21
8. PCB Layout Guidelines.....	22
9. Design Example.....	23
9.1. Design Requirements.....	23
9.2. Estimated Secondary Diode Drop.....	23
9.3. Transformer Turns Ratio.....	23
9.4. Required Primary Inductance.....	24
9.5. Transformer Primary/Secondary Currents.....	24
9.6. Transformer Specifications.....	25
9.7. Primary Clamp Equations.....	25
9.8. Primary FET Requirements.....	28
9.9. Primary FET Power Dissipation.....	28
9.10. Synchronous FET Requirements.....	29
9.11. Synchronous FET Power Dissipation.....	30
9.12. Sense Resistor Calculation.....	30
9.13. Output Capacitor Calculation.....	30
9.14. Input Filter Calculation.....	31
9.15. Control Loop Calculations.....	33
9.16. Synchronous Gate Drive.....	37
10. Design Tool.....	41
11. Reference Documents.....	42
12. Revision History.....	43
The Microchip Website.....	44

Product Change Notification Service.....	44
Customer Support.....	44
Microchip Devices Code Protection Feature.....	44
Legal Notice.....	44
Trademarks.....	45
Quality Management System.....	45
Worldwide Sales and Service.....	46

1. PoE Overview

PoE consists of a power source, referred to as Power Source Equipment (PSE), an Ethernet or Network cable (typically contained in an infrastructure) with maximum length of 100 meters, and a Powered Device (PD) that accepts both data and power from the Power Interface (PI) of the Ethernet cable. The PI is typically an eight pin RJ45 type connector. The PSE typically resides in an Ethernet Switch or Midspan. The PD resides in what is sometimes referred to as Data Terminal Equipment (DTE). A diagram of this arrangement is shown in the following figures.

Figure 1-1. Two-Pair Power over Data—Alternative A




Figure 1-2. Two-Pair Power over Spare—Alternative B





Figure 1-3. Basic PD Block Diagram



The PD provides the following functions.

- Polarity protection—Voltage polarity at the PI is not guaranteed by standards. Therefore, a diode bridge is used to ensure correct polarity at the PD input. For optimized power loss and PCB area, use the Microchip PD70224 Ideal Diode Bridge. Standard diode bridges may also be used.
- Detection—Provides signature for detection.
- Classification—Provides signatures for classification signatures.
- Start-up—After detection and classification, provides a controlled power application.
- Isolation—The PoE domain must have 1500 V_{AC} isolation from earth ground and from user accessible parts. It is recommended to provide this isolation via an isolated DC/DC convertor. With non-isolated designs, the end application would have to provide this isolation. There is a perception that non-isolated design saves cost, but in reality, this is not necessarily true because you still need to provide the controller's bias after initial start-up, which means a custom inductor with auxiliary bootstrap winding.
- VAUX—Bias for DC/DC start-up. All Microchip PoE PD ICs have an available regulated voltage output, VAUX, to be used primarily as a start-up supply for an external DC/DC controller. VAUX is a low current, low duty cycle output, providing current momentarily until an external bootstrap supply can take over.
- PWM Controller and DC/DC—Converts high PoE voltage down to regulated supply voltage used by the application. The PWM may be external Microchip device or integrated into the Microchip PD package.

The following tables compare PoE standards for the PSE and the PD. The HDBaseT (PoH) standard follows IEEE 802.3at type 2 cable types. However, due to its higher supported current, it limits the number of cables in a single cable bundle.

Table 1-1. IEEE 802.3af, 802.3at, and HDBaseT Standards for PSE

PSE Requirements	IEEE 802.3af or IEEE 802.3at Type 1	IEEE 802.3at Type 2	2-Pair HDBaseT Type 3	4-Pair HDBaseT Type 3
Guaranteed power at PSE output	15.4 W	30 W	47.5 W	95 W
PSE output voltage	44 V to 57 V	50 V to 57 V	50 V to 57 V	50 V to 57 V
Guaranteed current at PSE output	350 mA DC with up to 400 mA peaks	600 mA DC with up to 686 mA peaks	950 mA DC with up to 1000 mA peaks	2x 950 mA DC with up to 2000 mA peaks
Maximum cable loop resistance	20 Ω	12.5 Ω	12.5 Ω	12.5Ω
Physical layer classification	Optional	Mandatory	Mandatory	Mandatory
Supported physical layer classification classes	Class 0 to 4	Class 4 mandatory	Class 4 mandatory	Class 4 mandatory
Data link classification	Optional	Optional	Optional	Optional
2-Events classification	Not required	Mandatory	Not required	Not required
3-Events classification	Not required	Not required	Mandatory	Mandatory
4-pair power feeding	Not allowed	Allowed	NA	Allowed
Communication supported	10/100 BaseT (Midspan) 10/100/1000 BaseT (switch)	10/100/1000 BaseT including Midspans (Both type1 and type2)	10/100/1000/ 10000 BaseT	10/100/1000/ 10000 BaseT

Table 1-2. IEEE 802.3af, 802.3at, and HDBaseT Standards for PD

PD Requirements	IEEE 802.3af or IEEE 802.3at Type 1	IEEE 802.3at Type 2	HDBaseT Type 3
Guaranteed power at PD input after 100 m cable	12.95 W	25.50 W	72.40 W
PD input voltage	37 V to 57 V	42.5 V to 57 V	38.125 V to 57 V
Maximum DC current at PD input	350 mA	600 mA	1.7 A
Physical layer classification	Mandatory (No class= Class 0)	Mandatory	Mandatory
Supported physical layer classification classes	Class 0 to 4	Class 4 mandatory	Class 4 mandatory
Data link classification	Optional	Optional	Optional
2-Events classification	Not required	Mandatory	Optional
4-pair power receiving	Allowed	Allowed	Supports
Communication supported	10/100 BaseT (Midspan) 10/100/1000 BaseT (switch)	10/100/1000 BaseT including Midspans (both type 1 and type 2)	10/100/1000/10000 BaseT

DC voltage through wire pairs can be of either polarity. To accommodate all possible combinations of PoE power available at the PI, a use of the PD70224 Ideal Diode Bridge or dual diode bridges on the PD side is required.

In the detection phase, standards define methods of determining whether a cable is connected to a standard compliant PD, that is a device capable of receiving power, connected to a non-power receiving capability device or disconnected.

These standards further define methods of determining power requirements or how much power the connected PoE-compliant PD can receive and methods by which the PD may determine the power level that is supported by the PSE. This is called the classification phase.

A compliant PSE does not apply operating power to the PI until it has successfully detected a PoE compliant PD. During detection phase, a PSE applies a series of low voltage test pulses between 2.80 V and 10.0 V. In response to these pulses a PoE-compliant PD must provide a valid signature, which requires differential resistance between 23.7 kΩ and 26.3 kΩ and input capacitance between 50 nF and 120 nF. To provide a valid detection resistance, all Microchip PoE PD controllers require an external 24.9 kΩ resistor. This resistor is connected between the PD device's VPP and RDET pins. When a Microchip PD controller observes input voltage in the detection range 2.7 V to 10.1 V, it internally connects this resistor to the PI. After detection phase is over, the Microchip controller automatically disconnects the detection resistor to avoid extra power losses. A 100 V ceramic capacitor must be connected between the VPP and VPN in pins of the PD device to provide a valid detection capacitance (recommended values 82 nF to 100 nF).

After a valid signature is detected, the PSE may start the classification phase. Classification is optional for 802.3af and 802.3at type 1 PSEs and PDs; and is mandatory for 802.3at type 2 and PoH. The PSE increases the voltage into a voltage range of 15.5 V to 20.5 V for a specified time duration. This is called a classification finger. If more than one finger is required, the classification fingers are separated by what is referred to as the mark voltage, where the PSE lowers voltage to the range between 6.3 V to 10.1 V, again for a specified time.

While the classification voltage or class finger is applied, the PD then must draw a constant current to signal its class. In Microchip controllers the classification signature is programmed by a resistor RCLS connected between the PD devices RCLS and VPN in pins. When input voltage is in the classification range, the PD draws current programmed by RCLS.

An IEEE 802.3at type 2 compliant PD is required to recognize the 2-event classification and provide to internal circuits the AT flag signal that indicates PD is connected to an AT type 2 compliant PSE.

A PoH type 3 compliant PD is required for recognizing the 3-event classification and provide to internal circuits the HDBaseT flag signal that indicates PD is connected to an HDBaseT type 3 compliant PSE.

Should the port voltage present at the PI drop below 2.8 V, PSE class information resets and the PD must reset the class dependent flag.

Microchip PoE PDs contain an isolating switch that disconnects the return side of the PD from the PI during detection and classification phases, or during power loss and overload. The PD turns the isolating switch on at PI voltage levels 42 V or higher and turn off the isolating switch at PI voltage levels below 30.5 V. They also actively limit the current during start-up to 350 mA or less.

Figures [Basic PoE Detection, Classification, and Power-Up Sequences for IEEE 802.3af Standard](#) and [Basic PoE Detection, Classification, and Power-Up Sequences for 802.3at Standard](#) show the basic PoE detection, classification, and power-up sequences for type 1 IEEE 802.3af and type 2 IEEE 802.3at, respectively. Class levels, their corresponding currents, and recommended RCLS resistors are listed in table [Classification Current Definitions and Required Class Setting Resistors](#).

Figure 1-4. Basic PoE Detection, Classification, and Power-Up Sequences for IEEE 802.3af Standard




Figure 1-5. Basic PoE Detection, Classification, and Power-Up Sequences for 802.3at Standard




Table 1-3. Classification Current Definitions and Required Class Setting Resistors


Class	PD Current Draw During Classification			RCLASS Resistance Values, Ω
	Min	Nominal	Max	
0	0 mA	NA	4 mA	Not installed
1	9 mA	10.5 mA	12 mA	133
2	17 mA	18.5 mA	20 mA	69.8
3	26 mA	28 mA	30 mA	45.3
4	36 mA	40 mA	44 mA	30.9

Note: PD input voltage during classification phase is 14.5 V to 20.5 V.

2. Using PD702x1 and PD701x1 ICs

The PD702x1 and PD701x1 ICs may be used for both 2-pair and 4-pair systems, as shown in the following figure. The output from the two diode bridges are connected to V_{PP} (positive bus) and VPN_{IN} (negative bus). Output connections to the DC/DC converter/application are made between V_{PP} and VPN_{OUT} .

Figure 2-1. Typical 2- or 4-Pair Configuration with a Single PD70211



In addition to the basic input/output connections, the following external components are required for a typical application:

- **Detection resistor:** Connect a $24.9\text{ k}\Omega \pm 1\%$ resistor between V_{PP} and R_{DET} pin. This resistor is used to provide the detection signature. A low wattage type may be used as there is less than a 7 mW stress on this resistor while detection phase is active, and the resistor is disconnected after power is on.
- **Reference resistor:** A resistor setting bias current for internal circuitry has to be connected between R_{REF} pin and VPN_{IN} . Connect a $60.4\text{ k}\Omega \pm 1\%$ resistor for PD70211 IC and $240\text{ k}\Omega \pm 1\%$ for PD70101/PD70201. This resistor must be located close to the IC. A low wattage type may be used (power dissipation is less than 1 mW).
- **Classification current resistor:** The value of the resistor connected between R_{CLASS} pin and VPN_{IN} determines the PD current draw during the classification phase. Values corresponding to IEEE compliant classification levels are provided in the previous table.
- **Input capacitor:** IEEE requires a capacitance between 50 nF and 120 nF be present between V_{PP} and VPN_{IN} for a valid detection signature. For best performance and to protect the chip from sharp voltage transients, Microchip recommends using a ceramic capacitor 82 nF to 100 nF per 100 V. It should be located as close as practical to the chip.
- **Input TVS:** If diode bridges are used, for basic protection against basic level voltage transients ($<1\text{ kV}$, both $10 \times 700\text{ }\mu\text{s}$ or $1.2 \times 50\text{ }\mu\text{s}$, a 58 V TVS (such as SMBJ58A or equivalent) should be connected between V_{PP} pin and VPN_{IN} . If the active bridge PD70224 is used or to meet surge requirements of IEC/EN 61000-4-5 (2014 Ed.3), ITU-T K21, and GR-1089, then refer to Microchip application note AN3410.
- **SUPP_S1 and SUPP_S2 inputs (PD70211 only):** 10 k Ω resistors should be connected in series to each of the input pins SUPP_S1 and SUPP_S2. The signals for these pins come from corresponding pins of the active bridge PD70224, or from an auxiliary rectifier if regular diode bridges are used as shown in the previous figure. These inputs in PD70211 allow setting AT and 4-pair AT flags with some legacy 4-pair midspans that provide only one classification pulse on each pair set. If SUPP_S1 and SUPP_S2 pins left open, the status of the flags in PD70211 are per table [Status of PD70211 Flags when SUPP_S1 and SUPP_S2 Pins Not Connected](#).

Table 2-1. Status of PD70211 Flags when SUPP_S1 and SUPP_S2 Pins Not Connected

Number of Fingers (N-Event Classification)	AT Flag	HDBaseT Flag	4-Pair AT Flag	4-Pair HDBaseT Flag
1	Hi Z	Hi Z	Hi Z	Hi Z
2	0 V	Hi Z	Hi Z	Hi Z
3	0 V	0 V	Hi Z	Hi Z
4	0 V	0 V	0 V	Hi Z
5	0 V	0 V	0 V	Hi Z
6	0 V	0 V	0 V	0 V

- **Power good (PD70201 and PD70101 only):** An open drain power good signal is available at the PGOOD pin. After start-up, a PGOOD flag generates low voltage with respect to VPN_{OUT} to inform the application that the power rails are ready. Pull-up voltage on this pin is limited to V_{PP} voltage for PD70101/PD70201. Power good can also be pulled up by the bootstrap winding output of the DC-DC, in which case it must be isolated via a Schottky diode from V_{AUX} to prevent additional current draw from V_{AUX} during start up. If PGOOD is used to start-up an external application, the application must provide 80 ms inrush to operating state delay required by IEEE 802.3.
- **Flags reporting PSE type:** These flags may be sampled by the application to decide upon the maximum power to consume. All these flags are open drain pins. Pull-up voltage on all these pins is limited to 20 V for PD70211, and to V_{PP} voltage for PD70201/PD70101. The flags can be pulled up by the bootstrap winding output of the DC-DC, in which case it must be isolated via a Schottky diode from V_{AUX}. Flags state is set only once at port startup and are asserted with at least 80 ms delay indicating that the application that inrush to operating state delay is over. If SUPP_S1 and SUPP_S2 pins are changing after port turn on, the flags do not change accordingly.
 - **AT_FLAG** (available on PD70211 and PD70201): This flag goes active low when a Type 2 PSE and PD mutually identify each other via classification.
 - **HD_FLAG** (available on PD70211): This flag goes active low when a HDBaseT PSE and PD mutually identify each other via classification.
 - **4P_AT_FLAG** (available on PD70211): This flag goes active low when a 4-pair version of a PSE and PD mutually identify each other via classification.
 - **4P_HD_FLAG** (available on PD70211): This flag goes active low when a 4-pair (Twin) HDBaseT PSE and PD mutually identify each other via classification.
- **V_{AUX} output:** V_{AUX} is a low power regulated output available for use as a start-up supply for an external DC-DC converter controller. After start-up, V_{AUX} must be supported from an auxiliary (bootstrapped) winding of the DC-DC converter. V_{AUX} output requires ceramic capacitor of minimum 4.7 μ F to be connected directly between V_{AUX} pin and VPN_{OUT} pin and placed physically close to the device.

3. Using PD70101/PD70201 and PD70211: PWM Controller

The PD70101/PD70201/PD70211 ICs, in addition to providing PD handshake and control functions provide all functions necessary to control both isolated and non-isolated DC-DC topologies, including isolated Flyback and Forward converter topologies, as well as non-isolated Buck and Boost topologies.

The following considerations should be made when using the PD70101/PD70201/PD70211 PWM controller:

- **Frequency setting resistor (R_{FREQ}):** The value of this resistor determines the switching frequency, as well as sets the pin current for both SS and RCLP pins. The value of R_{FREQ} is based on the following equation:
 - Frequency = $1/(90 \text{ pF} \times R_{FREQ}) + 150 \text{ ns}$, where F is in Hz and R_{FREQ} in Ω
 - Resistor Range = 100 k Ω to 20 k Ω
- **Soft start charge current:** The DC-DC soft start time is determined by the value of the capacitor connected to the SS pin, and the SS pin's charging current. The charging current is calculated:
 - $I_{SS_CHG} = 1.2 \text{ V}/R_{FREQ}$
- The time required for soft start to complete is determined by the time required for the SS pin voltage to transition from 0 to 1.1 V (min). This can be calculated with the following equation:
 - $T_{SS} = (R_{FREQ} \times C_{SS} \times 1.1)/1.2$
- **Low power mode clamp threshold:** The Low Power Mode Clamp Threshold is set by the resistor connected between RCLP pin (pin 17) and GND. The value is determined by the following equation:
 - $V_{CLAMP} = 0.3 \times (R_{CLP}/R_{FREQ})$

The clamp voltage determines the threshold below which the DC-DC converter enters low power skip mode (LPM). This threshold is typically set as a percentage of the peak inductor current at maximum output load and minimum input voltage. V_{CLAMP} voltage equates to a percentage of peak current by the following:

- $I_{LPM} = [(0.9 \times V_{CLAMP})/1.2] \times I_{PK}(\text{MAX})$
- $I_{PK}(\text{MAX})$ = maximum peak inductor current set by the current sense resistor (assumes $V_{RCS} = 0.12 \text{ V}$ at maximum peak current)

During start up, it starts with LPM mode until V_{COMP} voltage goes higher than 0.2 V and/or $V_{CLAMP} \leq 1.11 \times (V_{COMP}-0.25 \text{ V})$, ($V_{COMP} \geq 0.25 \text{ V}$). Connecting the RCLP pin to ground disables LPM mode during normal operation.

- **VPP UVLO:** The PD70101/PD70201/PD70211 ICs offer a VPP monitoring UVLO function. The UVLO function is dependent on the voltage present at the VINS pin (pin 11), and will switch states based on a 1.2 V threshold. Hysteresis may be programmed in by means of a resistor connected between HYST pin (pin 12) and VINS pin. Components are determined as follows:
 - V_{HYST} = HYST pin output high (5 V typ)
 - V_h = Desired hysteresis
 - V_{RISING} = Upper voltage threshold
 - Set R3 such that $(V_{HYST} - 1.2)/R3 \leq 10 \mu\text{A}$
 - $R1 = R3 \times (V_h/V_{HYST})$
 - $R2 = 1/[(V_{RISING}/(1.2 \times R1)) - (1/R1) - (1/R3)]$

Note: UVLO function set by VINS pin affects only the thresholds of PWM. The UNLO of PD front end is set in the hardware.

- **Complementary gate drivers:** The PD70101/PD70201/PD70211 have two gate drivers that work inversely with a fixed dead time. Primary gate driver (PG) is used to drive the main FET and secondary gate driver (SG) can be used to drive a synchronous FET or an active clamp FET.
- **Differential current sense amplifier (CSP and CSN)** for implementing current mode control and for pulse-by-pulse current limit. Note that the output of the current-sense amplifier is internally amplified by 5 (so a 0.2 V current-sense voltage translates to a 1 V swing at the input of the PWM comparator).
- **Differential-sense voltage amplifier (VSP, VSN)** for implementing feedback in non-isolated applications. The amplifier has gain of 7 and its output (DAO pin) is internally connected to the inverting pin of internal error amplifier, which compares that against a 1.2 V reference.

4. Operation with an External DC Source

PD applications utilizing the PD70211, PD70201, and PD70101 IC provide an external auxiliary power source (DC wall adapter) priority function. In general, there are three methods of providing power with an external source:

- The external source is connected directly to the PD input (V_{PP} to VPN_{IN}). This requires the external source output voltage to be 42 V minimum at no load and more than 36 V at max load. The adapter must be isolated from V_{PP} or VPN_{IN} through an OR-ing diode. This configuration does not provide adapter priority and can be used with PD70211, PD70201, and PD70101.
 - The external source is connected directly to PD output (between V_{PP} and VPN_{OUT}). The external source must be isolated from V_{PP} or VPN_{OUT} through an OR-ing diode. For adapter priority, only the PD70211 should be used.
 - The external source is connected directly to application's low voltage supply rails (output of DC-DC converter). The external source must be isolated from application power supply's output either through a switched connection, a diode, or a separate regulator that sources current only (does not sink current).

The following figures show examples of PD70211 configured with an external wall adapter. For more details and recommended values of voltage dividers, see AN3472: Implementing Auxiliary Power in PoE.

Figure 4-1. Auxiliary Power Connected to PD70211 Input




Figure 4-2. Auxiliary Power Connected to PD70211 Output





Figure 4-3. Auxiliary Power Connected to Application Supply

5. General Operation Theory

5.1 Event Thresholds

PD ICs switch between different states depending on the voltage between V_{PP} and VPN_{IN} pins.

- **$V_{PP}-VPN_{IN}= 1.3 \text{ V to } 10.1 \text{ V (rising voltage)}$:** Detection resistor R_{DET} is connected between V_{PP} and VPN_{IN} .
- **$V_{PP}-VPN_{IN}= 10.1 \text{ V to } 12.8 \text{ V (rising voltage)}$:** Detection resistor R_{DET} is disconnected from VPN_{IN} .
- **$V_{PP}-VPN_{IN}= 11.4 \text{ V to } 13.7 \text{ V (rising voltage)}$:** Classification current source is connected between V_{PP} and VPN_{IN} . This threshold establishes the programmed current draw set by R_{CLASS} . Current magnitude sets class level per IEEE 802.3at and HDBaseT standards. This function is optional for IEEE 802.3af compliant PDs and mandatory for IEEE 802.3at and HDBaseT compliant PDs. Classification current source remains connected during V_{PP} rising voltage up to 20.9 V.
- **$V_{PP}-VPN_{IN}= 20.9 \text{ V to } 23.9 \text{ V (rising voltage)}$:** Classification current source is disconnected. There is some hysteresis between enable and disable thresholds of classification current source.
- **$V_{PP}-VPN_{IN}= 4.9 \text{ V to } 10.1 \text{ V (falling voltage)}$:** This is the mark voltage range. IC will recognize $V_{PP}-VPN_{IN}$ voltage falling from classification current source connect threshold to mark threshold as one event of the 2 events classification signature. The number of class to mark level events will cause IC to set the relevant flags to their active low state.
- **$V_{PP}-VPN_{IN}= 36 \text{ V to } 42 \text{ V (rising voltage)}$:** Isolation switch is switched from Off state to Inrush Current Limit (Soft Start) mode. In this mode, the isolation switch limits the DC current to 240 mA (typical). The current limit circuitry during soft start mode monitors the voltage difference across the isolation switch ($VPN_{OUT}-VPN_{IN}$) and maintains inrush current. During inrush current limit internal MOSFET operates in linear mode.

When $VPN_{OUT}-VPN_{IN}$ drops to 0.7 V or below, isolation switch inrush current limit is disabled, V_{AUX} is enabled, the isolation switch is fully turned on with 2.2 A (max) over current protection and relevant flags are asserted after tFLAG delay, which is minimum 80 ms.

- **$V_{PP}-VPN_{IN}= 30.5 \text{ V to } 34.5 \text{ V (falling voltage)}$:** Isolation switch is turned off, establishing high impedance between VPN_{IN} and VPN_{OUT} . Bulk capacitor discharge function is enabled and stays enabled if difference between voltages V_{PP} and VPN_{OUT} remains between 30 V and 7 V. If auxiliary power source is used, its voltage either must be above 34.5 V, or an isolation diode must be added between VPN_{OUT} and the return of auxiliary power source to prevent discharge current flow.
- **$V_{PP}-VPN_{IN}= 2.8 \text{ V to } 4.85 \text{ V (falling voltage)}$:** Detection resistor R_{DET} is reconnected at this threshold. R_{DET} is disconnected when $V_{PP}-VPN_{IN}$ voltage drops below 1.1 V.

5.2 Inrush Current Limit

Inrush current limit is necessary for limiting the current during initial charge-up of bulk capacitors upon system start-up and is required by PoE standards. Large inrush currents can create large voltage sags at PI, which in turn can cause system functions tied to event thresholds (such as AT_FLAG) to reset to their initial states. Soft Start current limit will significantly reduce voltage sag upon start-up.

Start-up into a fully discharged bulk capacitor will result in large power dissipation in the isolation switch for a time dependent on the size of the bulk capacitance. Maximum initial voltage drop across isolation switch can be about 42 V. Maximum power dissipated by the isolation switch will decrease as the bulk capacitor charges, eventually decreasing to a normal operating power dissipation when the switch is fully on. The time required to switch from Soft Start mode to normal operation mode can be calculated using the following formula:

$$T = ((\Delta V - 0.7) \times C) / I$$

Where:

I= IC's current during soft start (typically 240 mA)

C= Total input bulk capacitance

ΔV = Initial $VPN_{OUT}-VPN_{IN}$ voltage at the beginning of soft start ($\Delta V_{MAX} = V_{PP}$)

Maximum value of bulk capacitor is 240 uF.

5.3

Bulk Capacitor Discharge

PD70211, PD70201, and PD70101 ICs provide discharge of the application bulk capacitor when $V_{PP}-VPN_{IN}$ falling voltage drops below the isolation switch turn-off. This feature ensures that the application bulk capacitance does not discharge through the detection resistor, which can cause detection signature to fail and prevent PSE from starting the PD. While enabled, discharge function provides a minimum controlled discharge current of 22.8 mA, which flows through V_{PP} pin, internally through isolation MOSFET's body diode, and out through VPN_{OUT} pin. Discharge circuitry monitors voltage difference between $V_{PP}-VPN_{OUT}$, and remains active while difference voltage is $7\text{ V} \leq (V_{PP}-VPN_{OUT}) \leq 30\text{ V}$. Use the following equation to calculate maximum time to discharge:

$$T = ((\Delta V - 7V) \times C) / 0.0228$$

Where:

C = Total input bulk capacitance

ΔV = Initial $V_{PP}-VPN_{OUT}$ voltage at isolation switch turn-off

Example: For an initial capacitor voltage of 32 V, it takes 240 ms for a 220 μF capacitor to discharge to a 7 V level.

The discharge operation has a timer and it is active for at least 430 ms.

5.3.1

Auxiliary Voltage— V_{AUX}

All Microchip PD ICs have an available regulated voltage output, V_{AUX} , to be used primarily as a start-up supply for an external DC/DC controller. V_{AUX} is a low current, low duty cycle output, providing current momentarily until an external bootstrap supply can take over. For stable operation connect 4.7 μF or greater capacitor between V_{AUX} and power ground pins.

V_{AUX} output is regulated at nominal 10.5 V and supplies a peak current of 10 mA for 10 ms (5 ms for PD70201/PD70101). Continuous current is 4 mA for PD7021x and 2 mA for PD7020x/PD7010x. Typically, V_{AUX} output is connected to a bootstrapped supply of higher voltage (such as a rectified auxiliary output from an isolated DC/DC converter transformer). V_{AUX} output does not sink current. Once bootstrapped voltage exceeds V_{AUX} output voltage level, V_{AUX} output will no longer provide current and will be transparent to the operation of the DC-DC converter. It is recommended to design the rectified bootstrapped output under all operating conditions for a minimum output voltage of 12.5 V.

During Soft Start mode or when isolation switch turned-off, V_{AUX} output is disabled by falling V_{PP} .

5.3.2

PGOOD Output

PD70201 and PD70101 ICs provide an open drain output indicating power good status. This output asserts active low when the voltage between V_{PP} and VPN_{OUT} reaches approximately 40 V. Upon assertion, PGOOD output switches to ground with a current sink capability of 5 mA. When $V_{PP}-VPN_{IN}$ voltage falls below the isolation switch turn-off threshold, PGOOD output sets back to high impedance state.

This output may be used to detect when PI voltage is in operating range.

PD70211 do not contain PGOOD output. If such functionality is required, V_{AUX} output can be used as an option. If you tie V_{AUX} to the gate of an external small signal N-channel FET, and its source to VPN_{OUT} , the drain of this FET can be used as PGOOD replacement.

6. WA_EN Input (PD70211 Only)

This input pin is used for external power input connection between V_{PP} and $V_{PN_{OUT}}$.

See figure [Auxiliary Power Connected to PD70211 Output](#).

A resistor divider R1 and R2 is connected between V_{PP} and $V_{PN_{OUT}}$. These resistors set the P-channel FET turn-on threshold.

A 100 V low signal P-ch FET gate and source should be connected to R1.

The P-ch drain is connected to WA_EN input through R3 resistor. R4 resistor is connected between WA_EN and $V_{PN_{IN}}$.

R3 and R4 set the level in which a valid WA input is detected.

WA_EN input requires a standard logic level.

When WA_EN input is high, the PD70211 isolation switch is turned off and all the flags are asserted—changed to low level.

The resistor selection guide is specified in application note AN3472: Auxiliary Power for PDs.

6.1 SUPP_S1 and SUPP_S2 Inputs (PD70211 Only)

SUPP_S1 and SUPP_S2 inputs enable the PD to recognize the source of the power whether it is data, spare pairs, or both. Each of these inputs requires a common cathode dual diode to be connected to the relevant pair, if the PD device samples a high level of 35 V and above in this input it counts this pair as an active pair.

These inputs are used when working with special PSE which having detection and classification on two pair only but having the power in all 4 pairs.

SUPP_S1 and SUPP_S2 inputs should have 10 k Ω resistor connected in serial to each of them.

When these functions are not used, the SUPP_S1 and SUPP_S2 pins can be disconnected from external circuits and connected to $V_{PN_{IN}}$ input or left floating.

6.2 PSE Type Flag Outputs

The PD702x1 and PD701x1 ICs provide an open drain outputs indicating the PSE type by its detected Classification pattern. The output is in a high impedance state until the isolation switch moves from Soft Start Current Limit mode to normal operation mode.

It will then be asserted low, depending on the classification pattern that was recognized. Upon assertion, flags output switches to ground with a current sink capability of 5 mA. Flags output signals switch back to high impedance state when $V_{PP}-V_{PN_{IN}}$ voltage falls below isolation switch turn-off threshold.

The flags enable the PD designer to work with the flag that is relevant to the application. For each power that is detected, all the lower power flags are also asserted (IE AT_FLAG is asserted AT level and for all power levels above AT).

The available power level is listed in table [Available PD Power Level and Flag Indication](#). As specified in the table, the PD counts the classification fingers event and by its count recognize the PSE type.

SUPP_S1 and SUPP_S2 enable the PD to recognize a special AT level PSE which having the classification on two pair only but having the power in all 4 pairs. Therefore, if two fingers are recognized, then the PD device samples SUPP_S1 and SUPP_S2 inputs and if both are high, then the power is supplied to the 4 pairs and 4P_AT flag is asserted.

Table 6-1. Available PD Power Level and Flag Indication

Number of Class Fingers	SUPP_S1	SUPP_S2	PGOOD_FLAG	AT_FLAG	HD_FLAG	4P_AT_FLAG	4P_HD_FLAG	Available Power Level
1	X	X	0 V	Hi Z	Hi Z	Hi Z	Hi Z	802.3 AF level/ 802.3 AT Type 1 level
2	H	L	0 V	0 V	Hi Z	Hi Z	Hi Z	802.3 AT Type 2 level
2	L	H	0 V	0 V	Hi Z	Hi Z	Hi Z	802.3 AT Type 2 level
2	H	H	0 V	0 V	Hi Z	0 V	Hi Z	Dual 802.3 AT Type 2 level
3	L	H	0 V	0 V	0 V	Hi Z	Hi Z	HDBaseT Type 3 level
3	H	L	0 V	0 V	0 V	Hi Z	Hi Z	HDBaseT Type 3 level
3	H	H	0 V	0 V	0 V	0 V	Hi Z	HDBaseT Type 3 level
4	X	X	0 V	0 V	0 V	0 V	Hi Z	Dual 802.3 AT Type 2 level
5	X	X	RESERVED FOR FUTURE					NA
6	X	X	0 V	0 V	0 V	0 V	0 V	Twin HDBaseT Type 3 level

7. Thermal Protection

The PD702x1 and PD701x1 ICs provide thermal protection. Integrated thermal sensors monitor the internal temperatures of the isolation switch and classification current source. If the over-temperature threshold of either sensor is exceeded, that sensor's respective circuit will disable.

To ensure trouble free operation, it is important to make sure PD IC's exposed pad is mounted to a copper area on the PCB that provides an adequate heat sink.

8. PCB Layout Guidelines

IEEE 802.3at and HDBaseT standards specify certain isolation requirements which must be met by all PoE equipment. Isolation is specified at 1500 V_{RMS} minimum between incoming data and power lines, and any signal, power, or chassis connection that can come into contact by the end user outside the application. On a typical FR4 PCB, this requirement is generally satisfied by creating an isolation barrier of a minimum 0.080 inch (2 mm) between adjacent traces requiring 1500 V_{RMS} isolation.

Give the PCB design special attention to provide adequate heat sinking of the exposed pad (VPN_{OUT}). All Microchip PD IC packages utilize the exposed pad to provide thermal cooling of the package, and as such requires PCB design to include sufficient copper area attached to the exposed pad. For multilayer boards, conductive vias to an adjacent plane layer may be used. Keep in mind that exposed pad is electrically connected to VPN_{IN} and must be electrically isolated from VPN_{OUT}.

When using vias to provide thermal conductivity between a plane layer and exposed pad, barrels should be 12 mils in diameter and (where possible) placed in a grid pattern. Barrel holes should be plugged or tented for proper solder paste release. When tented holes are used, solder mask inclusion area should be 4 mils (0.1 mm) larger than via barrel.

For single or dual layer boards, use large copper fills in direct contact with the exposed pad. Copper thickness of 2 oz will improve thermal performance. If using copper traces of less than 2 oz, it is recommended to increase overall trace thickness by adding excess solder to trace areas where appropriate.

PCB design should provide wide, heavy copper traces for high current power lines. A 4-pair, extended-power PD can have maximum trace currents of 2 A for the V_{PP} and VPN terminals. Traces carrying current for V_{PP}, VPN_{IN}, and VPN_{OUT} should be sized to provide the lowest temperature rise practical at the maximum current. For example, a minimum of 15 mils wide 2 oz copper will accommodate up to 1.6 A current with a maximum 10 °C temperature rise. If using copper traces of less than 2 oz, increase the minimum width to accommodate maximum current with lowest temperature rise.

PoE signals contain voltages up to 57 V_{DC}. Component working voltage must be considered, and components sized accordingly. Surface mount resistors are a good example: 0402 and 0603 resistors have typical maximum working voltage specifications of 50 V, whereas 0805 resistors are typically specified at 150 V.

When used with the PD702x1 and PD701x1 ICs, the detection resistor R_{DET} is only connected at PoE voltages up to 12.8 V, and is disconnected otherwise, so it may be a low voltage type (0402 or 0603).

For details on PCB layout, see AN222 PD70210(A), PD70211 System Layout Guidelines and AN208 PD70101A/PD70201 PD device Layout Guidelines.

9. Design Example

This section describes a design example for a 47 W DC-DC flyback converter using the PD70201 IC. A schematic and parts list of the 47 W example can be found in figure [PD70201 Design Example \(12 V, 47 W\)](#).

9.1 Design Requirements

<u>Vmin</u> := 32	Minimum Input Voltage
<u>Vmax</u> := 57	Maximum Input Voltage
<u>Vout</u> := 12	Output Voltage
<u>Pout</u> := 48	Maximum Output Power
<u>Eff</u> := .90	Estimated Efficiency
<u>Fsw</u> := 200k	Switching Frequency
<u>Vaux</u> := 12	Auxillary Output Voltage
<u>Tamb</u> := 70	Ambient Operating Temperature

Flyback operation in DCM is best for output power less than 20 W. Therefore, the design will be a CCM design.

9.2 Estimated Secondary Diode Drop

Synchronous rectification is used in place of a blocking diode; choose FDMS86322 N-FET.

Sync Transistor: FDMS86322; RDSON = 0.008 at 25°C

$$\begin{aligned} \text{lout} &:= \frac{\text{Pout}}{\text{Vout}} & \text{lout} &= 4 \\ \text{Kt} &:= 1.58 & \text{Multiplier for } 100^\circ\text{C} \\ \text{rdson} &:= 0.008 \cdot \text{Kt} \\ \text{ddrop} &:= \text{lout} \cdot \text{rdson} & \text{ddrop} &= 0.051 \end{aligned}$$

9.3 Transformer Turns Ratio

Transformer turns ratio is driven by V_{MIN}, V_{OUT}, the secondary diode drop, and the controller's maximum duty cycle. Per the datasheet, maximum duty cycle for the PD70201 = 46%.

$$\text{Dmax} := 0.46$$

$$\text{Tratio} := \frac{\text{Vout} + \text{ddrop}}{\text{Dmax} \cdot \text{Vmin}} - \frac{\text{Vout} + \text{ddrop}}{\text{Vmin}}$$

$$\text{Tratio} = 0.442 \quad \text{Secondary to Primary (Ns/Np) Turns Ratio}$$

For this design, we will increase the turns ratio to 0.444. 0.444 gives a Np/Ns turns ratio of 2.25:1, a more practical value.

9.4

Required Primary Inductance

Minimum required primary inductance is based on the desired ripple factor (Krf), which is defined as the percentage of peak-to-peak inductor ripple current versus inductor average current. This number sets the point in which the primary inductance changes from CCM to DCM operation. A good rule of thumb is to set this number between 0.5 to 1.4. For this design, we will set it to 0.7.

Krf := 0.7 Krf is the ratio of inductor ripple to inductor average current

$$L_{pri} := \frac{\frac{Eff \cdot V_{min}}{Tratio}^2 \cdot \left(\frac{V_{out} + ddrop}{Tratio} \right)^2}{Krf \cdot Fsw \cdot P_{out} \cdot \left[\frac{V_{min}}{Tratio} + \left(\frac{V_{out} + ddrop}{Tratio} \right) \right] \cdot \left[\left(\frac{V_{out} + ddrop}{Tratio} \right) + \frac{Eff \cdot V_{min}}{Tratio} \right]}$$

$$L_{pri} = 3.054 \times 10^{-5}$$

Nominal Primary Inductance (allows for +/- 15%):

$$L_{nom} := L_{pri} \cdot 1.15 \quad L_{nom} = 3.512 \times 10^{-5}$$

9.5

Transformer Primary/Secondary Currents

Average Input Current:

$$I_{inavg} := \frac{P_{out}}{Eff \cdot V_{min}} \quad I_{inavg} = 1.667$$

Average Primary Current:

$$I_{priavg} := \frac{I_{inavg}}{D_{max}} \quad I_{priavg} = 3.623$$

Primary Ripple:

$$I_{priripple} := I_{priavg} Krf \quad I_{priripple} = 2.536$$

Peak Primary Current:

$$I_{pripk} := \frac{I_{priripple}}{2} + I_{priavg} \quad I_{pripk} = 4.891$$

Primary Circuit RMS Current:

$$I_{prirms} := \sqrt{D_{max} \cdot \left[I_{pripk}^2 - (I_{pripk} \cdot I_{priripple}) + \frac{I_{priripple}^2}{3} \right]}$$

$$I_{prirms} = 2.507$$

Secondary Circuit RMS Current:

$$I_{secpk} := \frac{I_{pripk}}{Tratio} \quad I_{secpk} = 11.016$$

$$I_{secrms} := \sqrt{(1 - D_{max}) \cdot \left[I_{secpk}^2 - \left(I_{secpk} \cdot \frac{I_{priripple}}{Tratio} \right) + \frac{I_{priripple}^2}{Tratio^2 \cdot 3} \right]}$$

$$I_{secrms} = 6.118$$

9.6 Transformer Specifications

Based on the calculations above, the following can be given to a transformer manufacturer for transformer fabrication.

Primary Voltage Range:

$$V_{min} = 32$$

$$V_{max} = 57$$

Secondary Voltage & Power:

$$V_{out} = 12 \quad P_{out} = 48$$

Auxiliary Voltage & Power:

$$V_{aux} = 12 \quad P_{aux} = 1.2$$

$$F_{sw} = 2 \times 10^5 \quad \text{Switching Frequency}$$

$$D_{min} := \frac{V_{out} + d_{drop}}{V_{out} + d_{drop} + T_{ratio} \cdot V_{max}} \quad D_{min} = 0.323$$

Maximum Primary Operating Volt-Seconds:

$$V_{secmax} := \frac{D_{min} \cdot V_{max}}{F_{sw}} \quad V_{secmax} = 9.193 \times 10^{-5}$$

Open Circuit Primary Inductance (+/- 15%):

$$L_{nom} = 3.512 \times 10^{-5}$$

Turns Ratio:

$$N_{aux} := \frac{V_{aux}}{V_{out}} \quad \text{Turns Ratio Calculation for Aux Winding}$$

$$N_{sec}/N_{pri}: \quad T_{ratio} = 0.444 \quad N_{pri}/N_{sec}: \quad \frac{1}{T_{ratio}} = 2.252$$

$$N_{aux}/N_{sec}: \quad N_{aux} = 1$$

Winding Currents:

$$I_{pri rms} = 2.507 \quad I_{pri avg} = 3.623$$

$$I_{pri pk} = 4.891 \quad I_{sec rms} = 6.118$$

9.7 Primary Clamp Equations

The maximum transformer primary voltage seen across the V_{DS} of the primary transistor during the off period will be greater than the maximum input voltage by a factor of the secondary voltage reflected by the transformer's turns ratio *plus* the voltage generated by the leakage inductance of the primary. Because of this, a suitable clamp is required to insure the primary voltage does not exceed the transistor's maximum V_{DS} . There are many types of clamps available to the designer; each has its merits and drawbacks. For this design, the more common RCD clamp will be used. An example of an RCD clamp is outlined in figure PD70201 Design Example (12 V, 47 W).

The first step is to select a maximum V_{DS} transistor rating. The reflected voltage is found:

Reflected Mosfet Drain Voltage:

$$V_d := \left(\frac{V_{out} + d_{drop}}{T_{ratio}} \right) + V_{max} \quad V_d = 84.141$$

V_d = Reflected voltage across transistor

Based on the above equation, the transistor selection will need to have a V_{DS} rating considerably larger than 85 V. 100 V does not leave margin for voltage overshoot, and would require significant power loss to achieve, so a 150 V transistor will be used.

Next, the maximum clamp voltage and a clamping coefficient is calculated using the chosen V_{DS} rating derated by 15%. The clamping coefficient is simply the following ratio.

Clamp Voltage Limit (with BV_{dss} derated):

$$V_{clamp} := BV_{dss} \cdot 0.85 - V_d \quad V_{clamp} = 43.359$$

Clamp Coefficient based on selected Turns Ratio:

$$K_{ccalc} := \frac{T_{ratio} \cdot V_{clamp}}{(V_{out} + d_{drop})} \quad K_{ccalc} = 1.598$$

Maximum Transistor Stress Voltage:

$$V_{stress} := V_d + V_{clamp} \quad V_{stress} = 127.5$$

$$BV_{dss} \cdot 0.85 = 127.5$$

Using leakage inductance estimated at 1% of the primary inductance, and the values calculated above, the final RC values are calculated as follows.

Estimated Leakage Inductance:

$$L_{leak} := L_{nom} \cdot 0.01 \quad \text{Leakage is set at 1% of total primary inductance}$$

Clamp Voltage Limit:

$$V_{clamp} = 43.359$$

Desired Clamp Capacitor Ripple Voltage:

$$V_{cripple} := V_{clamp} \cdot 0.1$$

Clamp Coefficient:

$$K_{ccalc} = 1.598$$

Resistor Calculation:

$$R_{clmp} := \frac{(K_{ccalc} - 1) \cdot [2 \cdot K_{ccalc} \cdot (V_{out} + d_{drop})^2]}{Tratio^2 \cdot F_{sw} \cdot L_{leak} \cdot I_{pripk}^2}$$

$$R_{clmp} = 837.011$$

Resistor Power Dissipation:

$$P_{rclmp} := 0.5 \cdot F_{sw} \cdot L_{leak} \cdot I_{pripk}^2 \cdot \frac{K_{ccalc}}{K_{ccalc} - 1}$$

$$P_{rclmp} = 2.246$$

Capacitor Calculation:

$$C_{clmp} := \frac{K_{ccalc} \cdot (V_{out} + d_{drop})}{Tratio \cdot R_{clmp} \cdot F_{sw} \cdot V_{cripple}}$$

$$C_{clmp} = 5.974 \times 10^{-8}$$

Clamp Current Calculation:

$$Trst := \frac{Tratio \cdot L_{leak} \cdot I_{pripk}}{Tratio \cdot V_{clamp} - (V_{out} + d_{drop})}$$

$$\text{Leak L Reset Time: } Trst = 1.059 \times 10^{-7}$$

$$I_{clmprms} := I_{pripk} \cdot \sqrt{\frac{Trst \cdot F_{sw}}{3}}$$

$$I_{clmprms} = 0.411$$

Based on the above equations, the clamp resistor will need to be $3 \times 2.7K \Omega$, 1 W 5% resistors in parallel. The capacitor will need to be a .068 μF , 100 V capacitor.

Using the clamp current and maximum stress voltage, the diode is selected. A fast diode is desired.

$$V_{stress} = 127.5$$

$$I_{clmprms} = 0.411$$

A 200 V, 1 A ES1D diode is selected.

Note: The above component selections will require final tweaking at the prototype stage.

9.8 Primary FET Requirements

The primary FET is chosen based on maximum primary RMS current, and maximum V_{DS} stress.

Note: The maximum stress has already been accounted for. We chose a 150 V FET based on the primary RMS current and RDson.

$$I_{prirms} = 2.507$$

A FDMS86200 FET by Fairchild has a V_{DS} rating of 150 V, maximum continuous I_{DS} rating of 9.6 A, and a specified RDson of 18 mΩ at 25 °C.

9.9 Primary FET Power Dissipation

Selected Transistor: FDMS86200

$$\text{Chosen RDson (at } 100^{\circ}\text{C}): \quad \text{RDson} := .03$$

$$\text{Chosen } \theta_{ja}: \quad \theta_{ja} := 50$$

$$\text{Chosen Ambient T:} \quad T_{amb} = 70$$

$$\text{Chosen Max. Junction T:} \quad T_j := 100$$

$$\text{Transistor BVdss:} \quad \text{BVdss} = 150$$

Transistor Power Limit:

$$\text{Plimit} := \frac{T_j - T_{amb}}{\theta_{ja}} \quad \text{Plimit} = 0.6$$

$$\text{Transistor Qgs2:} \quad \text{Qgs} := 2.9n$$

$$\text{Transistor Qgd:} \quad \text{Qgd} := 7.7n$$

$$\text{Transistor gate resistance:} \quad R_g := 1.2$$

$$\text{Transistor gate voltage at start of miller effect:} \quad \text{Vgsmiller} := 3.9$$

$$\text{Transistor gate threshold voltage:} \quad \text{Vth} := 2.5$$

$$\text{Transistor gate drive max voltage:} \quad \text{Vcc} := 12$$

$$\text{Gate drive on resistance:} \quad \text{Rhi} := 10$$

$$\text{Gate drive off resistance:} \quad \text{Rlo} := 5$$

Rising Gate Current and Turn-on Time:

$$Ig1 := \frac{Vcc - [0.5 \cdot (Vgsmiller + Vth)]}{Rhi + Rg} \quad Ig1 = 0.78571$$

$$Ig2 := \frac{Vcc - Vgsmiller}{Rhi + Rg} \quad Ig2 = 0.72321$$

$$\Delta ton := \frac{Qgs}{Ig1} + \frac{Qgd}{Ig2} \quad \Delta ton = 1.43378 \times 10^{-8}$$

Falling Gate Current and Turn-off Time:

$$I_{gf1} := \frac{V_{cc} - [0.5 \cdot (V_{gsmiller} + V_{th})]}{R_{lo} + R_g} \quad I_{gf1} = 1.41935$$

$$I_{gf2} := \frac{V_{cc} - V_{gsmiller}}{R_{lo} + R_g} \quad I_{gf2} = 1.30645$$

$$\Delta_{toff} := \frac{Q_{gs}}{I_{gf1}} + \frac{Q_{gd}}{I_{gf2}} \quad \Delta_{toff} = 7.93701 \times 10^{-9}$$

Valley Current:

$$I_{valley} := I_{priavg} - \frac{I_{priripple}}{2} \quad I_{valley} = 2.30496$$

Operational Primary RMS Current:

$$I_{prirms} = 2.48022$$

Conduction Loss:

$$P_{cond} := I_{prirms}^2 \cdot R_{DSon} \quad P_{cond} = 0.18454$$

Turn On Switch Loss:

$$P_{swon} := \frac{I_{valley} \cdot \left(\frac{V_{min} + \frac{V_{out} + d_{drop}}{Tratio}}{6} \right) \Delta_{ton}}{F_{sw}} \cdot F_{sw}$$

$$P_{swon} = 0.06515$$

Turn Off Switch Loss: $V_{clamp} = 43.3591$

$$P_{swoff} := \frac{I_{pripk} \cdot (V_{min} + V_{clamp}) \cdot \Delta_{toff}}{2} \cdot F_{sw} \quad P_{swoff} = 0.28634$$

Total Power Loss:

$$P_{loss tot} := P_{cond} + P_{swon} + P_{swoff} \quad P_{loss tot} = 0.53603$$

In the preceding calculations, R_{DSon} is derated at 100 °C. Values for V_{th} , Q_{gd} , and R_g are available in most MOSFET datasheets. Q_{gs2} is the switching gate charge; if not specified, it may be estimated using the V_{gs} vs Gate charge graph (found in all MOSFET datasheets) by determining the equivalent charge between V_{th} and $V_{gsmiller}$.

9.10 Synchronous FET Requirements

The output synchronous FET is chosen by calculating the maximum DS voltage created during the primary on time (sync FET is off), and the maximum secondary RMS current. To derate the FET, DS voltage is increased by 30% and DS current is increased by 50% for proper FET selection.

Maximum Primary Reflected Voltage across FET:

$$V_{secref} := V_{max} \cdot Tratio + V_{out} \quad V_{secref} = 37.308$$

$$V_{secref} \cdot 1.3 = 48.5$$

Maximum FET Current (de-rated):

$$I_{rect} := I_{secrms} \cdot 1.5 \quad I_{rect} = 9.177$$

A FET is chosen with a V_{DS} of 60 V or higher, and a current capability of 9 A or greater. Chosen is the FDMS86322. This FET has an R_{DSon} (25 °C) of 0.007 at 13 A, and a maximum V_{DS} of 80 V.

9.11 Synchronous FET Power Dissipation

ddropcalc := Isecrms · rdson
ddropcalc = 0.077 Voltage drop across the transistor
rdson = 0.013 Rdson at 100°C

Rectifier Power Loss:

Prect := Isecrms · ddropcalc Prect = 0.473

Rectifier Junction Temp:

Tamb = 70

Thetajarect := 50 Package theta ja

Jtrect := Thetajarect · Prect + Tamb Jtrect = 93.654

9.12 Sense Resistor Calculation

The sense resistor is chosen based on the maximum peak current expected, and the voltage threshold where the controller starts to limit current. For the PD70201, the current limit threshold voltage is 1.2 V with a gain of 5 current sense amplifier, so the resistor is sized such that the operating peak primary current develops at approximately 90% of this value. 1.1 V is approximately 90% of 1.2 V.

Vthreshold := 1.1

Sense Resistor Value (accounts for X5 gain):

$$Rsns := \frac{Vthreshold}{Iprms \cdot 5} \quad Rsns = 0.04596$$

$$Prsns := Iprms^2 \cdot Rsns \quad Prsns = 0.2827$$

The above takes into account Av = 5 for the current sense amplifier.

A 47 mΩ, ½ W resistor will meet the requirement.

9.13 Output Capacitor Calculation

The output filter capacitor is chosen based on the desired output voltage ripple, output voltage undershoot (droop) during load step, and the RMS ripple current the capacitor must endure.

Desired Output Ripple: $V_{ripple} := 0.1$

Desired Closed-Loop Bandwidth: $F_c := 4k$

Desired Output Droop Load Step: $V_{droop} := 0.6$

Load Step: $I_{step} := I_{out} \cdot 0.9$

$$I_{secpk} = 11.016$$

$$I_{outavg} := \frac{I_{inavg}}{T_{ratio}} \quad I_{outavg} = 3.754$$

$$I_{secrms} = 6.118$$

$$I_{coutrms} := \sqrt{I_{secrms}^2 - I_{outavg}^2} \quad I_{coutrms} = 4.831$$

$$C_{esr} := \frac{V_{ripple}}{I_{secpk}} \quad C_{esr} = 9.077 \times 10^{-3}$$

$$C_{out} := \frac{I_{step}}{2 \cdot \pi \cdot V_{droop} \cdot F_c} \quad C_{out} = 2.387 \times 10^{-4}$$

Chosen Output Capacitor:

$$C_{outact} := 360\mu$$

$$C_{esract} := 0.008$$

For the output capacitor, we will choose 2x Sanyo OSCRON 25SVPF180M capacitors in parallel. These are 180 μ F, 25 V capacitors with an ESR of 16 m Ω and a maximum ripple capability of 4.65 A_{RMS}.

9.14 Input Filter Calculation

The input filter is used to reduce the voltage fluctuations seen at the DC-DC converter input due to the large peak currents involved. There are several approaches to providing an input filter; the input filter can consist of a simple input capacitor (usually several capacitors in parallel due to the large ripple currents), or can be a more complex LC filter. For this design, we will choose an LC filter as our input filter. The input to the LC filter will be a common aluminum electrolytic; the output of the LC filter will consist of smaller ceramic capacitors to absorb the ripple current.

Our design requires the ripple voltage on V_{PP} to be 50 mV or less. We will first choose a suitable ripple voltage at the primary, and then size the input capacitor to achieve that ripple voltage. The input capacitor will need to absorb most of the primary ripple current, so its ripple handling capability is critical. Ceramic capacitors have very good ripple current capability and are a good choice for the input capacitor for this design.

First, we determine the maximum ripple current seen by the capacitor, and use this current to select a suitable input capacitor based on our selected primary ripple of 320 mV:

$$V_{inripple} := 0.32$$

$$C_{inputrms} := \sqrt{I_{priirms}^2 - I_{linhigh}^2}$$

$$C_{min} := \frac{C_{inputrms} \cdot D_{max}}{F_{sw} \cdot V_{inripple}} \quad C_{min} = 1.34888 \times 10^{-5}$$

$$C_{inputrms} = 1.873$$

For this design, we choose 4x 4.7 μF , 100 V ceramic capacitors in parallel. 4 capacitors are chosen to account for capacitor tolerance variation. The ceramic capacitors chosen (1812 case size) have a ripple capability at 100 kHz of greater than 2 A for a 20 °C case temperature rise.

The capacitors chosen will meet more than this requirement.

Next, we determine the voltage developed across our chosen input

$$\underline{\text{Cminact}} := 15\text{u} \quad \text{Actual capacitance - 20% tolerance}$$

$$\underline{\text{Cinesr}} := 1.2\text{m}$$

$$\underline{\text{deltavin}} := \frac{\underline{\text{Cinputrms}} \cdot \underline{\text{Dmax}}}{\underline{\text{Fsw}} \cdot \underline{\text{Cminact}}} + \underline{\text{Ipriavg}} \underline{\text{Cinesr}}$$

capacitors: $\underline{\text{deltavin}} = 0.29202$

Next, we chose an inductor based on the desired attenuation. For this design, we will attenuate the input current by 40 dB:

Filter Attenuation Desired:

$$\underline{\text{A}} := 0.01$$

Filter Cutoff Frequency for Required Attenuation:

$$\underline{\text{Fo}} := \sqrt{\underline{\text{A}} \cdot \underline{\text{Fsw}}} \quad \underline{\text{Fo}} = 2 \times 10^4$$

Required Lin vs Cin:

$$\underline{\text{Lin1}} := \frac{1}{4\pi^2 \cdot \underline{\text{Fo}}^2 \cdot \underline{\text{Cminact}}} \quad \underline{\text{Lin1}} = 4.22172 \times 10^{-6}$$

$$\underline{\text{InputfilterIrms}} := \underline{\text{A}} \cdot \underline{\text{Cinputrms}} \quad \underline{\text{InputfilterIrms}} = 0.01837$$

For this design we use a 4.7 μH inductor. This inductor must handle the maximum Primary RMS current at low line, and should be sized with a minimum DCR to increase efficiency.

Finally, we must check our filter for stability. For the filter to be stable, the filter output impedance must be less than the input impedance of the DC-DC converter. The input impedance is calculated at DC for a first order check. The filter output impedance is compared at two frequency points: DC (which is simply the DCR of the inductor), and at the resonant point where peaking occurs due to the filter Q:

$$\underline{\text{Zinsmpsdc}} := \frac{\underline{\text{Vmin}}^2 \cdot \underline{\text{Eff}}}{\underline{\text{Pout}}}$$

$$\underline{\text{Zinsmpsdc}} = 19.2 \quad \text{Converter Input Impedance at DC}$$

$$\underline{\text{Zoutfilterdc}} := \underline{\text{DCR}} \quad \text{Filter Output Impedance at DC}$$

$$\underline{\text{Zoutfilterdc}} = 0.045$$

Filter Output Impedance at resonant point:

$$\underline{\text{Zoutfiltermax}} := \sqrt{\frac{(\underline{\text{Cinact}} \cdot \underline{\text{ESR}}^2 + \underline{\text{Linact}}) \cdot (\underline{\text{Cinact}} \cdot \underline{\text{DCR}}^2 + \underline{\text{Linact}})}{\underline{\text{Cinact}}^2 \cdot (\underline{\text{ESR}} + \underline{\text{DCR}})^2}}$$

$$\underline{\text{Zoutfiltermax}} = 6.804$$

The calculated output impedance of our filter at DC is 45 m Ω ; at the resonant point it is 6.8 Ω . Both these values are less than the Converter DC input impedance of 19.2 Ω ; our filter values will not cause stability issues.

9.15 Control Loop Calculations

Control loop calculations are made by determining the modulator and filter gain and phase at the desired crossover frequency, and then selecting feedback components to increase (or decrease) the gain for unity gain at the crossover point. First, the modulator and filter must be evaluated to determine the frequency location of the Right Hand Plane Zero (inherent in CCM flyback designs), and assure that the chosen crossover frequency is less than 20% of that frequency:

Calculation of Right Hand Plane Zero:

$$\underline{R}_{\text{load}} := \frac{\underline{V}_{\text{out}}}{\underline{I}_{\text{out}}}$$

$$\underline{F}_{\text{zrhp}} := \frac{(1 - \underline{D}_{\text{max}})^2 \cdot \underline{R}_{\text{load}}}{2\pi \underline{D}_{\text{max}} \cdot \underline{L}_{\text{nom}} \cdot \underline{T}_{\text{ratio}}}^2 \quad \underline{F}_{\text{zrhp}} = 4.372 \times 10^4$$

$$\underline{F}_{\text{zrhp}} \cdot 0.2 = 8.744 \times 10^3 \quad \text{This number must be greater than the proposed crossover frequency.}$$

Our proposed crossover frequency is 4 kHz; we have plenty of margin.

The modulator and filter gain-phase of our regulator utilizes the following transfer function:

$$\underline{K}_{\text{cc}} := \frac{\underline{I}_{\text{pripk}}}{1.2} \quad \text{Current Control Factor}$$

$$\underline{\omega}_{\text{z1}} := \frac{1}{\underline{C}_{\text{esract}} \cdot \underline{C}_{\text{outact}}} \quad \text{Capacitor ESR zero}$$

$$\underline{\omega}_{\text{z2}} := \frac{(1 - \underline{D}_{\text{max}})^2 \cdot \underline{R}_{\text{load}}}{\underline{D}_{\text{max}} \cdot \underline{L}_{\text{nom}} \cdot \underline{T}_{\text{ratio}}}^2 \quad \text{RHP zero}$$

$$\underline{\omega}_{\text{p}} := \frac{(1 + \underline{D}_{\text{max}})}{\underline{R}_{\text{load}} \cdot \underline{C}_{\text{outact}}} \quad \text{Load pole}$$

$$\underline{V}_{\text{ro}} := \frac{\underline{D}_{\text{max}}}{1 - \underline{D}_{\text{max}}} \cdot \underline{V}_{\text{min}} \quad \text{Reflected output voltage}$$

$$\underline{H}(s) := \frac{\underline{K}_{\text{cc}} \cdot \underline{R}_{\text{load}} \cdot \underline{V}_{\text{min}} \cdot \underline{T}_{\text{ratio}}^{-1}}{2 \cdot \underline{V}_{\text{ro}} + \underline{V}_{\text{min}}} \cdot \frac{\left(1 + \frac{s}{\underline{\omega}_{\text{z1}}}\right) \cdot \left(1 - \frac{s}{\underline{\omega}_{\text{z2}}}\right)}{1 + \frac{s}{\underline{\omega}_{\text{p}}}}$$

Solving for H at the crossover frequency:

$$\underline{G}_{\text{xo}} := 20 \cdot \log(|\underline{H}(2\pi \cdot i \cdot F_{\text{c}})|)$$

$$\underline{G}_{\text{xo}} = -5.179 \quad \text{Gain at crossover point (dB)}$$

$$\underline{P}_{\text{xo}} := \arg(\underline{H}(2\pi \cdot i \cdot F_{\text{c}})) \cdot \frac{180}{\pi}$$

$$\underline{P}_{\text{xo}} = -88.008 \quad \text{Phase shift at crossover point (Degrees)}$$

Once the gain and phase are known, the loop must be closed such that the gain at the crossover frequency is equal to 1 (0 dB), and the phase margin is greater than 45°.

In most isolated designs, the feedback loop is closed by means of an optocoupler that bridges the primary/secondary isolation barrier. The optocoupler is chosen to account for the isolation requirements and the input/output current gain (noted as a percentage, "CTR", which translates to the percentage of input LED current transferred to the output). For our design, the optocoupler will drive the PD70201's COMP pin directly. The optocoupler components are selected as follows:

Optocoupler Calculations:

$$V_f := 1 \quad \text{Optocoupler: NEC PS2711-1-M-A}$$

$$V_{dd} := 5.0 \quad V_{dd} = \text{PD70201's VL typical output voltage}$$

$$R_{pullup} := 1k \quad R_{pullup} \text{ added to increase Optocoupler pole frequency}$$

$$V_{cesat} := 0.3$$

$$T_f := 5\mu \quad \text{These values are fall time test conditions found in the datasheet; used for estimating the pole capacitance;} \\ R_I := 100 \quad T_f = \text{fall time, } R_I = \text{test load.}$$

$$\text{CTR}_{max} := 2.00$$

$$\text{CTR}_{min} := 1.00$$

$$I_{optomin} := \frac{V_{dd} - 1.2}{R_{pullup}} \quad I_{optomin} = 3.8 \times 10^{-3}$$

$$I_{optomax} := \left(\frac{V_{dd} - V_{cesat}}{R_{pullup}} \right) + 500\mu \quad I_{optomax} = 5.2 \times 10^{-3}$$

$I_{optomin}$ assumes 1.2 max regulation input for PD70201;
 $I_{optomax}$ adds maximum Error Amp Comp pin current capability.

Optoisolator Characteristic Pole Capacitor:

$$C_{pole} := \frac{T_f}{2.2 \cdot R_I} \quad C_{pole} = 2.273 \times 10^{-8}$$

$$\omega_{opoto} := \frac{1}{R_{pullup} \cdot C_{pole}} \quad f_{opoto} := \frac{\omega_{opoto}}{2 \cdot \pi} = 7.003 \times 10^3$$

$$I_{ledmin} := \frac{I_{optomin}}{\text{CTR}_{max}} \quad I_{ledmin} = 1.9 \times 10^{-3}$$

On the secondary side, the optocoupler must be driven with an error amplifier that regulates the output voltage. Most designs utilize a common TL431 shunt regulator, due to its ability to regulate without requiring additional input power for operation. The compensation components, as well as the DC setting resistors will be placed around the TL431.

First, the DC setting resistors are calculated:

TL431 Calculations:

Reference Resistors:

$$V_{ref} := 2.5$$

$$I_{ref} := 4\mu$$

$$I_{resistor divider} := 1\text{m}$$

$$R_{lower calc} := \frac{V_{ref}}{I_{resistor divider}} \quad R_{lower calc} = 2.5 \times 10^3$$

$$R_{lower} := 2.49k \quad \text{Actual resistor used}$$

$$R_{upper calc} := \frac{(V_{out} - V_{ref})}{I_{resistor divider} + I_{ref}} \quad R_{upper calc} = 9.462 \times 10^3$$

$$R_{upper} := 9.53k \quad \text{Actual resistor used}$$

$$V_{out calc} := \left(\frac{V_{ref}}{R_{lower}} + I_{ref} \right) \cdot R_{upper} + V_{ref} \quad V_{out calc} = 12.106$$

Next, the compensation components are selected:

431 Compensation (Type Two):

G_{xo} = -5.179 Modulator and Filter gain at F_c (dB)

$$G_c := 10 \left(\frac{G_{xo}}{20} \right)$$

G_c = 0.551 Modulator and Filter gain at F_C (mag)

$$G_{431} := \frac{1}{G_c} = 1.815 \quad \text{Required feedback gain}$$

f_{z431} := 54 Compensation Zero; set to 1/4 Load Pole

f_{p431} := 14k Compensation Pole; set to 1/4 ESR zero

I_{bias} := 2m 431 bias for regulation

CTRtyp := 1.5 Optoisolator CTR typical

$$R_{ledcalc} := \frac{CTRtyp \cdot R_{pullup}}{G_{431}}$$

R_{ledcalc} = 826.267 LED Resistor

$$C_{zcalc} := \frac{1}{2 \cdot \pi \cdot R_{upper} \cdot f_{z431}}$$

C_{zcalc} = 3.093×10^{-7} Calculated Zero Capacitor

$$C_{pcalc} := \frac{1}{2 \cdot \pi \cdot R_{pullup} \cdot f_{p431}}$$

C_{pcalc} = 1.137×10^{-8} Calculated Pole Capacitor

C_{pole} = 2.273×10^{-8} Optoisolator Pole Capacitor

Actual Compensation Values Used:

R_{led} := 825

C_z := 330n If C_{pole} less than 5x C_{pcalc}, use
 C_{pole} in the Transfer Function

C_p := 22.7n

Finally, the chosen values are used in the TL431/optocoupler Transfer Function:

TL431/Optoisolator Transfer Function:

$$G(s) := \left(\frac{s \cdot R_{upper} \cdot C_z + 1}{s \cdot R_{upper} \cdot C_z} \right) \cdot \left(\frac{1}{1 + s \cdot R_{pullup} \cdot C_p} \right) \cdot \frac{R_{pullup}}{R_{led}} \cdot CTRtyp$$

Bias Resistor:


$$R_{bias} := \frac{R_{led} \cdot I_{ledmin} + V_f}{I_{bias}}$$

R_{bias} = 1.284×10^3

The two functions are multiplied together to achieve the overall loop gain:

$$G_{\text{tot431}}(s) := H(s) \cdot G(s)$$

Figure 9-1. Loop Bode Plot



9.16 Synchronous Gate Drive

The PD70101/PD70201 IC provides a dedicated output driver for a Synchronous FET. This output is available on the SG pin (pin 25). To adhere to the isolation requirements, the SG output is transformer coupled to the Synchronous FET. A coupling capacitor is required in series with the primary to reset the magnetizing inductance. The transformer will saturate without it. The LC tank circuit formed by the coupling capacitor and the transformer magnetizing inductance can generate oscillations during sudden changes in duty cycle. A damping resistor in series with the coupling capacitor should be used to damp oscillations. On the secondary side, a DC restoration and fast gate turn-off circuits are provided to keep the gate drive voltage constant over varying duty cycle, and to insure fast transistor turn off.

As shown in figure [PD70201 Design Example \(12 V, 47 W\)](#), DC restoration is provided via Capacitor C20 and Diode D7. The fast turn-off circuit consists of R14, Q3, and D6. Resistor R19 limits the synchronous MOSFET's turn-on rate of rise, and is optional (can be used to limit EMI).

When selecting the components for the synchronous FET gate drive, first the transformer should be selected based on the maximum volt-microseconds of the SG pin drive output.

Maximum volt-microseconds is calculated:

$$VCCmax := 15$$

Dmin = 0.323 Duty Cycle at High Line

$$Vgdusecmax := \frac{(1 - Dmin) \cdot VCCmax}{Fsw} \quad Vgdusecmax = 5.081 \times 10^{-5}$$

Because of the capacitor in series with the primary, the drive voltage is bipolar. The calculated maximum volt-microsecond value may be divided by 2 for transformer selection due to the bipolar drive.

The magnetizing inductance will affect the transient response of the isolated drive signal. Generally, a lower inductance will produce a faster response time. Our selected transformer has a magnetizing inductance of 296 μ H.

Once the transformer is selected, the two coupling capacitor values are calculated. The coupling capacitor values will determine the amount of ripple voltage seen at the gate of the synchronous FET; total gate ripple will be the sum of the individual capacitor ripple voltages.

To size the coupling capacitors, first determine the maximum ripple we will allow each capacitor to contribute to the overall gate ripple voltage. (~1% of the maximum gate drive voltage is chosen for our design). Next, factor in the values for synchronous FET gate charge, and the current flowing in the pull down resistor, R14:

$$Qg := 31n \quad \text{FDMS86322 Gate Charge}$$

$$Vdrv := 12 \quad \text{Nominal Gate Drive Voltage}$$

$$\Delta Vc1 := 0.1 \quad \text{Desired Ripple Across Primary Cap}$$

$$\Delta Vc2 := 0.1 \quad \text{Desired Ripple Across Secondary Cap}$$

$$Rgs := 1k \quad \text{Gate Resistor}$$

$$D := 0.95 \quad \text{Off Time Duty Cycle (increased to account for transients)}$$

$$Lm := 296\mu \quad \text{Magnetizing Inductance}$$

$$Fsw = 2 \times 10^5 \quad \text{Switching Frequency}$$

$$Cc2 := \frac{Qg}{\Delta Vc2} + \frac{(Vdrv - 0.7) \cdot D}{\Delta Vc2 \cdot Rgs \cdot Fsw}$$

$$Cc2 = 8.467 \times 10^{-7} \quad \text{Secondary Side Capacitor}$$

Our design will use a 1 μ F capacitor on the secondary side. On the primary side:

$$Cc1 := \frac{Qg}{\Delta Vc1} + \frac{(Vdrv - 0.7) \cdot D}{\Delta Vc1 \cdot Rgs \cdot Fsw} + \frac{Vdrv \cdot (D^2 - D^3)}{\Delta Vc1 \cdot 4 \cdot Lm \cdot Fsw^2}$$

$$Cc1 = 9.611 \times 10^{-7} \quad \text{Primary Side Capacitor}$$

We will use a 1 μ F capacitor on the primary side.

Once the primary side capacitor is determined, the series damping resistor is found:

Cc1act := 1.0u Primary Side Capacitor

$$\sqrt{\frac{Lm}{Cc1act}} \cdot 2 = 34.409$$

A total series resistance of 34Ω is required. This resistance includes the PD70201's drive resistance of 10Ω , meaning an additional resistance of 24Ω must be added. Resistor power is calculated assuming the transformer magnetizing current is dominant:

$$drcurrentpk := \frac{Vdrv}{Lm} \cdot \left[\frac{(1 - Dmin)}{Fsw} \right] \quad drcurrentpk = 0.137$$


$$drcurrentrms := drcurrentpk \sqrt{\frac{(1 - Dmin)}{3}} \quad drcurrentrms = 0.065$$

$$drvPwr := drcurrentrms^2 \cdot 24$$

drvPwr = 0.102 Calculated Resistor Power

Our chosen resistor is 24Ω , 1 W. This is a standard value.

Figure 9-2. PD70201 Design Example (12 V, 47 W)



10. Design Tool

Microchip offers an online analog design tool: MPLAB Analog Design (MAD) for the PoE PD DC-DC converter. The tool allows you to browse existing evaluation boards or to generate a custom design based on your requirements. The design can then be exported into MPLAB® Mindi™ schematic for simulation. The MAD tool can be accessed at the [Microchip](#) website.

11. Reference Documents

All Microchip documentation is available online at www.microchip.com/poe.

- IEEE 802.3at-2015 standard, Section 33 (DTE Power via MDI)
- HDBaseT Specification
- PD70210/PD70210A/PD70210AL Datasheet
- PD70211 Datasheet
- PD70100/PD70200 Datasheet
- PD70101/PD70201 Datasheet
- PD70224 Datasheet
- AN3410 Design for PD System Surge Immunity PD701xx_PD702xx
- AN3472 Implementing Auxiliary Power in PoE
- AN3471 Designing a Type 1/2 802.3 or HDBaseT Type 3 PD Front End Using PD702x1 and PD701x1 ICs
- AN222 PD70210(A), PD70211 System Layout Guidelines
- AN208 PD70101A/ PD70201 PD device Layout Guidelines
- MPLAB Analog Design tool (MAD) at <http://www.microchip.com/mad-poe>.

12. Revision History

Revision	Date	Description
B	6/2021	<p>The following is the summary of changes:</p> <ul style="list-style-type: none">• Updated Table 1 in the Introduction section.• Added the 10. Design Tool section.• Updated the 11. Reference Documents section.• Updated the 9.16 Synchronous Gate Drive section.
A	06/2020	<p>This is the initial issue of this document. Designing a Type1/2 802.3 or HDBaseT Type 3 Powered Device Front End Using PD702x0 and PD701x0 ICs was previously described in the following document:</p> <ul style="list-style-type: none">• AN194: Designing a Type-1/2/3 IEEE 802.3at/af and POH Powered Device Using PD70101/PD70201/PD70211 PD Front-End With Integrated PWM Controller ICs

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with

your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBloX, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, AnyCapacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-8402-8

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



MICROCHIP

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Austin, TX Tel: 512-257-3370 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Novi, MI Tel: 248-848-4000 Houston, TX Tel: 281-894-5983 Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820