4-Lead Very Thin Enlarged Pitch Land Grid Array (2KW) - 3.2x2.5x0.9 mm Body [VELGA] 2.10x1.60 mm Pitch

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-545 Rev A Sheet 1 of 2

4-Lead Very Thin Enlarged Pitch Land Grid Array (2KW) - 3.2x2.5x0.9 mm Body [VELGA] 2.10x1.60 mm Pitch

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N		4	
Pitch	e		2.10 BSC	
Contact Spacing	e1		1.60 BSC	
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	–	–
Substrate Thickness with Terminals	A3	0.17	0.21	0.25
Overall Length	E		3.20 BSC	
Overall Width	D		2.50 BSC	
Terminal Width	b	0.65	0.70	0.75
Terminal Length	L	0.85	0.90	0.95
Terminal 1 Index Chamfer	CH	–	0.25	–

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-545 Rev A Sheet 2 of 2

4-Lead Very Thin Enlarged Pitch Land Grid Array (2KW) - 3.2x2.5x0.9 mm Body [VELGA] 2.10x1.60 mm Pitch

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Contact Pitch	E		1.60 BSC	
Contact Pad Spacing	C		2.10 BSC	
Contact Pad Width (X4)	X			0.75
Contact Pad Length (X4)	Y			0.95
Contact Pad to Center Pad (X2)	G1	0.90		
Contact Pad to Contact Pad (X2)	G2	1.20		
Contact 1 Index Chamfer	CH		0.25 REF	

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2545 Rev A