20-Lead Very Thin Quad Flat, No Lead Package (NJA) - 3x3x0.9 mm Body [VQFN] With Fused Terminals; Micrel Legacy Package FQFN33-20LD-PL-1

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-1030 Rev A Sheet 1 of 2

20-Lead Very Thin Quad Flat, No Lead Package (NJA) - 3x3x0.9 mm Body [VQFN] With Fused Terminals; Micrel Legacy Package FQFN33-20LD-PL-1

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N		20	
Pitch	e		0.50 BSC	
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.203 REF	
Overall Length	D		3.00 BSC	
Overall Width	E		3.00 BSC	
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.25	0.30	0.35

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

20-Lead Very Thin Quad Flat, No Lead Package (NJA) - 3x3x0.9 mm Body [VQFN] With Fused Terminals; Micrel Legacy Package FQFN33-20LD-PL-1

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		3.20	
Contact Pad Spacing	C2		3.20	
Contact Pad Width (Xnn)	X			0.25
Contact Pad Length (Xnn)	Y			0.35
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		0.70	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3030 Rev A