1932-Ball Thick Ball Grid Array Package (7KC) - 45x45x4.0 mm Body [BBGA]
Microsemi Legacy Package Type: 1932 Flip Chip BGA-FCBGA- (5-2-5)

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



1932-Ball Thick Ball Grid Array Package (7KC) - 45x45x4.0 mm Body [BBGA]
Microsemi Legacy Package Type: 1932 Flip Chip BGA-FCBGA- (5-2-5)

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Terminals	N		1932	
Pitch	e		1.00BSC	
Overall Height	A	3.54	3.75	4.00
Ball Height	A1	0.40	0.50	0.60
Lid Thickness	M		1.91 REF	
Substrate Thickness	S		1.34 REF	
Overall Length	D		45.00 BSC	
Ball Array Length	D2		43.00 BSC	
Overall Width	E		45.00 BSC	
Ball Array Width	E2		43.00 BSC	
Ball Diameter	b	0.50	0.64	0.70

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-25091 Rev A Sheet 2 of 2

1932-Ball Thick Ball Grid Array Package (7KC) - 45x45x4.0 mm Body [BBGA]
Microsemi Legacy Package Type: 1932 Flip Chip BGA-FCBGA- (5-2-5)

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

		Units	MILLIMETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.00 BSC		
Contact Pad Spacing	C1		43.00	
Contact Pad Spacing	C2		43.00	
Contact Pad Width (X1932)	X			0.57
Contact Pad to Center Pad	G1	0.43		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-27091 Rev A