24-Lead Very Thin Fine Pitch Land Grid Array (3YW) - 5x5x1 mm Body [VFLGA]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



24-Lead Very Thin Fine Pitch Land Grid Array (3YW) - 5x5x1 mm Body [VFLGA]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N		24	
Pitch	e		0.65 BSC	
Array Pads Pitch	e1		0.74 BSC	
Overall Height	A	–	–	1.00
Substrate Thickness	A1		0.21 REF	
Mold Cap Thickness	A2		0.70 REF	
Overall Length	D		5.00 BSC	
Array Pads Length	D2		2.60 REF	
Overall Width	E		5.00 BSC	
Array Pads Width	E2		2.60 REF	
Terminal Width	b	0.25	0.30	0.35
Terminal Width	L	0.25	0.30	0.35
Terminal Pullback	L1		0.10 REF	
Terminal-to-Array-Pads	K	–	0.70	–

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-577 Rev A Sheet 2 of 2

24-Lead Very Thin Fine Pitch Land Grid Array (3YW) - 5x5x1 mm Body [VFLGA]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65	
Array Pad to Center (X2)	C3		1.10	
Array Pad to Center (X2)	C4		1.10	
Contact Pad Spacing	C1		4.40	
Contact Pad Spacing	C2		4.40	
Contact Pad Width (X24)	X1			0.25
Contact Pad Length (X24)	Y1			0.50
Contact Pad to Center Pad (X24)	G1	0.70		
Contact Pad to Contact Pad (X20)	G2	0.35		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2577 Rev A