3-Lead Transistor Outline (9GA) - [TO-263]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-1169 Rev B Sheet 1 of 2

3-Lead Transistor Outline (9GA) - [TO-263]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		MILLIMETERS		
Dimension Limits		Min	Nom	Max
Number of Leads	N	3		
Pitch	e	2.54 BSC		
Overall Height	A	4.32	–	4.60
Seating Plane Height	A1	–	–	0.30
Lead Width	b	1.19	–	1.34
Thermal Pad Cut Back	b2	1.39	–	1.90
Lead Thickness	c	0.30	–	0.58
Thermal Pad Thickness	c2	1.14	–	1.39
Molded Body Length	D	8.38	–	9.16
Thermal Pad Length	D1	7.69 REF		
Total Width	E	10.05	–	10.66
Thermal Pad Width	E1	6.50 REF		
Overall Length	H	14.60	–	15.87
Foot Length	L	2.28	–	2.79
Tab Length	L1	1.14	–	1.67
Lead Length	L2	5.05 REF		
Foot Angle	θ	0°	–	8°
Mold Draft Angle	θ1	3°	–	10°
Mold Draft Angle	θ2	1°	–	7°
Thermal Tab Angle	θ3	18°	–	22°

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1169 Rev B Sheet 2 of 2

3-Lead Transistor Outline (9GA) - [TO-263]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Contact Pitch	E	2.54 BSC		
Center Pad Width	X2			10.75
Center Pad Length	Y2			11.20
Contact Pad Spacing	C1		6.35	
Contact Pad Spacing	C2		2.70	
Contact Pad Width (X3)	X1			1.45
Contact Pad Length (X3)	Y1			3.90
Contact Pad to Center Pad (X3)	G1	1.47		
Contact Pad to Contact Pad (X2)	G2	1.09		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3169 Rev B