6-Lead Super-thin Plastic Dual Flat, No Lead Package (4AX) - 1.5x1.8 mm Body [X2DFN]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



6-Lead Super-thin Plastic Dual Flat, No Lead Package (4AX) - 1.5x1.8 mm Body [X2DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Terminals	N			6	
Pitch	e			0.50 BSC	
Overall Height	A		-	-	0.33
Standoff	A1		0.00	0.02	0.05
Overall Length	D			1.50 BSC	
Exposed Pad Length	D2		1.25	1.30	1.32
Overall Width	E			1.80 BSC	
Exposed Pad Width	E2		0.80	0.84	0.86
Terminal Width	b		0.20	0.25	0.33
Terminal 1 Corner Chamfer	CH			0.10 REF	
Terminal Length	L		0.15	0.20	0.25
Terminal Pullback	L1			0.06 REF	
Terminal-to-Exposed-Pad	K		0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

   REF: Reference Dimension, usually without tolerance, for information purposes only.

6-Lead Super-thin Plastic Dual Flat, No Lead Package (4AX) - 1.5x1.8 mm Body [X2DFN]

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Center Pad Width	X2			1.30
Center Pad Length	Y2			0.84
Contact Pad Spacing	C		1.64	
Contact Pad Width (X20)	X1			0.30
Contact Pad Length (X20)	Y1			0.36
Contact Pad to Center Pad (X6)	G1	0.22		
Space Between Pads	G2	0.20		
Thermal Via Diameter	V		0.33	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2441A