



7-Lead Transistor Outline Package (AK) - [TO-220] Supertex Legacy

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



7-Lead Transistor Outline Package (AK) - [TO-220] Supertex Legacy

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		INCHES		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	7		
Terminal Pitch	e	.050 BSC		
Overall Terminal Pitch	e1	.300 BSC		
Overall Height	A	.160	.175	.190
Tab Thickness	A1	.045	.050	.055
Base to Lead	A2	.090	.103	.115
Terminal Width	b	.023	.030	.037
Terminal Thickness	c	.015	-	.022
Overall Length	D	.560	.575	.590
Molded Package Length*	D1	.302	.329	.356
Overall Width	E	.385	.400	.415
Exposed Pad Width	E1	.300 REF		
Allowable Stamping Irregularities Zone	E2	-	-	.030
Tab Length	H1	.234	.246	.258
Terminal Length	L	.540	.550	.560
Mounting Hole Diameter	ØP	.146	.151	.156
Mounting Hole Center	Q	.103	.108	.113

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.