


48-Ball Thin Fine Pitch Plastic Ball Grid Array (CC) - 8x10 mm Body [TFBGA] SST Legacy Package B1KE


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-170 Rev A Sheet 1 of 2

48-Ball Thin Fine Pitch Plastic Ball Grid Array (CC) - 8x10 mm Body [TFBGA] SST Legacy Package B1KE

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	48		
Pitch	e	0.80 BSC		
Overall Height	A	1.00	1.10	1.20
Ball Height	A1	0.30	0.35	.040
Overall Length	D	8.00 BSC		
Array Length	D1	4.00 BSC		
Overall Width	E	10.00 BSC		
Array Width	E1	5.60 BSC		
Terminal Width	b	0.40	0.45	0.50

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

48-Ball Thin Fine Pitch Plastic Ball Grid Array (CC) - 8x10 mm Body [TFBGA] SST Legacy Package B1KE

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.80 BSC		
Array Length	C1	4.00 BSC		
Array Width	C2	5.60 BSC		
Contact Pad Diameter	X			0.40
Contact Pad Spacing	G	0.40 REF		
Package Outline Silk Screen Length	S1	8.00 REF		
Package Outline Silk Screen Width	S2	10.00 REF		

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2170 Rev A