


Packaging Diagrams and Parameters

24-Lead Thin Shrink Small Outline Package (QE) - 4.40 mm Body [TSSOP] Supertex Legacy & Micrel Legacy Package


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Packaging Diagrams and Parameters

24-Lead Thin Shrink Small Outline Package (QE) - 4.40 mm Body [TSSOP] Supertex Legacy & Micrel Legacy Package

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



DETAIL B

		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Leads	N		24		
Lead Pitch	e		0.65 BSC		
Overall Height	A		0.85	-	1.20
Standoff	A1		0.05	0.10	0.15
Molded Package Thickness	A2		0.80	1.00	1.15
Foot Length	L		0.45	0.60	0.75
Footprint	L1		1.00 REF		
Foot Angle	θ		0°	4°	8°
Overall Width	E		6.40 BSC		
Overall Length	D		7.70	7.80	7.90
Molded Package Width	E1		4.30	4.40	4.50
Lead Width	b		0.19	-	0.30
Mold Draft Angle Top	α		12° REF		


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Land Pattern

24-Lead Thin Shrink Small Outline Package (QE) - 4.40 mm Body [TSSOP] Supertex Legacy & Micrel Legacy Package

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C		5.80	
Contact Pad Width (X24)	X1			0.45
Contact Pad Length (X24)	Y1			1.50
Contact Pad to Center Pad (X20)	G1	0.20		

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2284A