



4-Lead Very Thin Enlarged Pitch Land Grid Array (2LW) - 5x3.2x0.9 mm Body [VELGA] 2.54x2.10 mm Pitch

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



4-Lead Very Thin Enlarged Pitch Land Grid Array (2LW) - 5x3.2x0.9 mm Body [VELGA] 2.54x2.10 mm Pitch

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	4		
Pitch	e	2.54 BSC		
Contact Spacing	e1	2.10 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	—	—
Substrate Thickness with Terminals	A3	0.17	0.21	0.25
Overall Length	D	3.20 BSC		
Overall Width	E	5.00 BSC		
Terminal Width (X4)	b	0.95	1.00	1.05
Terminal Length (X3)	L	1.15	1.20	1.25
Terminal Length (X1)	L1	1.25	1.30	1.35
Terminal 1 Index Tab	T	0.10 REF		

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

4-Lead Very Thin Enlarged Pitch Land Grid Array (2LW) - 5x3.2x0.9 mm Body [VELGA] 2.54x2.10 mm Pitch

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	2.10 BSC		
Contact Pad Spacing	C	2.54 BSC		
Contact Pad Width (X4)	X			1.05
Contact Pad Length (X3)	Y1			1.25
Contact Pad Length (X1)	Y2			1.35
Contact Pad to Center Pad (X2)	G1	1.10		
Contact Pad to Contact Pad (X2)	G2	1.34		
Contact 1 Index Tab	T	0.10 REF		

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2546 Rev A