






8-Lead Small Outline Integrated Circuit (4PW) - 7.50 mm (.300 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/package3>



8-Lead Small Outline Integrated Circuit (4PW) - 7.50 mm (.300 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	8		
Pitch	e	1.27 BSC		
Overall Height	A	2.35	–	2.65
Standoff	A1	0.10	–	0.30
Molded Package Thickness	A2	2.30 REF		
Overall Length	D	5.85 BSC		
Overall Width	E	10.31 BSC		
Molded Package Width	E1	7.50 BSC		
Terminal Width	b	0.31	–	0.51
Terminal Thickness	c	0.20	–	0.33
Corner Chamfer	h	0.50 REF		
Footprint	L	0.40	–	0.75
Terminal Length	L1	1.40 REF		
Foot Angle	θ	0°	–	8°
Lead Angle	θ1	0° REF		
Mold Draft Angle	θ2	10° REF		
Mold Draft Angle	θ3	10° REF		

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

8-Lead Small Outline Integrated Circuit (4PW) - 7.50 mm (.300 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C1		9.70	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55
Contact Pad to Center Pad (X6)	G1	0.67		

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2594 Rev A