




7-Lead Plastic [Surface] Flange-Mount Package (8CA) - [SPAK]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



7-Lead Plastic [Surface] Flange-Mount Package (8CA) - [SPAK]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




		MILLIMETERS		
Dimension Limits		Min	Nom	Max
Number of Leads	N	7		
Pitch	e	1.27 BSC		
Overall Height	A	1.78	—	2.03
Seating Plane Height	A1	0.03	—	0.13
Seating Plane to Lead	A2	0.89	—	1.14
Lead Width	b	0.63	—	0.79
Lead Thickness	c	0.25 BSC		
Thermal Pad Thickness	c2	0.25 BCS		
Foot Length	L	0.79	—	1.04
Lead Length	L1	1.53 REF		
Tab Length	L2	0.76	—	1.27
Overall Length	H	10.41	—	10.67
Molded Body Length	D	9.27	—	9.52
Thermal Pad Length	D1	8.89	—	9.14
Exposed Pad Length	D2	5.58 BSC		
Molded Body Width	E	7.87	—	8.13
Exposed Pad Width	E2	7.52 BSC		
Lead Foot Angle	Ø	0°	—	6°

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

7-Lead Plastic [Surface] Flange-Mount Package (8CA) - [SPAK]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Center Pad and Via Pitch	E2	2.00 BSC		
Center Pad Width (X16)	X2			1.50
Center Pad Length (X16)	Y2			1.50
Contact Pad Spacing	C1		6.45	
Contact Pad Width (X7)	X1			1.05
Contact Pad Length (X7)	Y1			1.25
Contact Pad to Center Pad (X7)	G1	1.57		
Contact Pad to Contact Pad (X6)	G2	0.27		
Thermal Via Diameter	ØV	0.30		

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3143 Rev A