



3-Lead Small Outline Transistor (C6X) - [SOT-23] Supertex Legacy Package (K1/T)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



3-Lead Small Outline Transistor (C6X) - [SOT-23] Supertex Legacy Package (K1/T)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Terminals	N		3		
Pitch	e		0.95 BSC		
Overall Pitch	e1		1.90 BSC		
Overall Height	A		0.89	–	1.12
Standoff	A1		0.01	–	0.10
Molded Package Thickness	A2		0.88	0.95	1.02
Overall Length	D		2.80	2.90	3.04
Overall Width	E		2.10	–	2.64
Molded Package Width	E1		1.20	1.30	1.40
Terminal Width	b		0.30	–	0.50
Terminal Thickness	c		0.08	–	0.20
Terminal Length	L		0.20	0.50	0.60
Footprint	L1		0.54 REF		
Foot Angle	θ		0°	–	8°


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Land Pattern

3-Lead Small Outline Transistor (C6X) - [SOT-23] Supertex Legacy Package (K1/T)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	C		2.30	
Contact Pad Width (X3)	X1			0.65
Contact Pad Length (X3)	Y1			1.10

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-19458 Rev A