



Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



**40-Lead Very-Thin Quad Flatpack, No Lead Package (SAB) - 6x6x0.9 mm Body [VQFN]
With 4.62x4.62mm Exposed Pad; Atmel Legacy GPC ZBC**

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	40		
Pitch	e	0.50 BSC		
Overall Height	A	-	0.85	0.90
Standoff	A1	0.00	-	0.05
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	4.52	4.62	4.72
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	4.52	4.62	4.72
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	K	0.29	-	-

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

**40-Lead Very-Thin Quad Flatpack, No Lead Package (SAB) - 6x6x0.9 mm Body [VQFN]
With 4.62x4.62mm Exposed Pad; Atmel Legacy GPC ZBC**

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Center Pad Width	X2			4.70
Center Pad Length	Y2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X40)	X1			0.30
Contact Pad Length (X40)	Y1			0.80
Contact Pad to Center Pad (X40)	G1	0.25		
Contact Pad to Contact Pad (X36)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23404 Rev A