
译码单元仿真时序

SEU-09019204-曹邹颖

1. 设计的译码单元的仿真波形图



2. idecode32.v

```
'timescale 1ns / 1ps
module Idecode32(read data 1,read data 2,Instruction,read data,ALU result,
                 Jal, RegWrite, MemtoReg, RegDst, Sign extend, clock, reset,
                 opcplus4, read register 1 address);
    output[31:0] read data 1;
    output[31:0] read data 2;
    input[31:0] Instruction;
    input[31:0] read data;
                                // 从 DATA RAM or I/O port 取出的数据
                                // 需要扩展立即数到 32 位
    input[31:0] ALU result;
                Jal;
    input
                RegWrite;
    input
    input
                MemtoReg;
                RegDst;
    input
    output[31:0] Sign extend;
               clock,reset;
    input
                                       // 来自取指单元, JAL 中用
    input[31:0]
               opcplus4;
               read register 1 address;
                                       // rs
    output[4:0]
    wire[31:0] read data 1;
    wire[31:0] read data 2;
                                     // 寄存器组共32个32位寄存器
    reg[31:0] register[0:31];
```

```
reg[4:0] write register address;
    reg[31:0] write data;
    wire[4:0] read register 2 address;
                                                             // rt
    wire[4:0] write register address 1;
                                                             // rd(r-form)
    wire[4:0] write register address 0;
                                                             // rt(i-form)
    wire[15:0] Instruction immediate value;
                                                             // immediate
    wire[5:0] opcode;
                                                             // op
    wire sign;
    assign opcode = Instruction[31:26];
    assign read register 1 address = Instruction[25:21];
                                                             // rs
    assign read register 2 address = Instruction[20:16];
                                                             // rt
    assign write register address 1 = Instruction[15:11];
                                                             // rd
    assign write register address 0 = Instruction[20:16];
                                                             // rt(i-form)
    assign Instruction immediate value = Instruction[15:0];
                                                             // immediate
    assign read data 1 = register[read register 1 address];
    assign read_data_2 = register[read_register_2_address];
    assign sign = Instruction[15];
    // andi,ori,xori,sltui 零扩展, 其余符号扩展
    assign Sign extend =
(opcode==6'b001100||opcode==6'b001101||opcode==6'b001110||opcode==6'b0010
11)?{16'd0,Instruction immediate value}:{{16{sign}}},Instruction immediate val
ue};
    always @* begin
                            // 这个进程指定不同指令下的目标寄存器
         if(Jal)
              write register address = 5'd31;
         else if(RegDst)
              write register address = write register address 1;
         else
              write register address = write register address 0;
    end
    always @* begin
                            // 实现结构图中多路选择器,准备要写的数据
         if(Jal)
              write data = opcplus4;
         else if(MemtoReg)
              write_data = read data;
         else
              write data = ALU result;
     end
```