
执行单元仿真时序

SEU-09019204-曹邹颖

1. 设计的执行单元的仿真波形图



2. executs32.v

```
'timescale 1ns / 1ps
module Executs32(Read data 1,Read data 2,Sign extend,Function opcode,
Exe opcode, ALUOp, Shamt, ALUSrc, I format, Zero, Sftmd, ALU Result,
Add Result, PC plus 4);
    input[31:0] Read data 1;
                                 // r-form rs
    input[31:0] Read data 2;
                                 // r-form rt
    input[31:0]
               Sign extend;
                                 // i-form
               Function opcode;
                                 // r-form instructions[5..0]
    input[5:0]
               Exe opcode;
                                 // op code
    input[5:0]
                                 // lw,sw:00;beq,bne:01;R 型,I-format:10
               ALUOp;
    input[1:0]
    input[4:0]
               Shamt;
    input
               Sftmd;
                 ALUSrc;
    input
    input
                 I format;
                                 // 为1表示计算值为0
                 Zero:
    output
    output[31:0] ALU_Result;
    output[31:0] Add Result;
                                 // pc op 计算的地址结果
    input[31:0] PC_plus_4;
                                 // 来自取值单元的 PC+4
    reg[31:0] ALU Result;
    wire[31:0] Ainput, Binput;
    reg[31:0] Sinput;
    reg[31:0] ALU output mux;
```

```
wire[32:0] Branch Add;
    wire[2:0] ALU ctl;
    wire[5:0] Exe code;
    wire[2:0] Sftm;
    wire Sftmd;
    assign Sftm = Function opcode[2:0]; // 实际有用的只有低三位(移位指令)
    assign Exe code = (I format==0)? Function opcode:
{3'b000,Exe opcode[2:0]};
    assign Ainput = Read data 1;
    assign Binput = (ALUSrc == 0)? Read data 2 : Sign extend[31:0];
    assign ALU ctl[0] = (Exe code[0] | Exe code[3]) & ALUOp[1];
    assign ALU ctl[1] = ((!Exe code[2]) | (!ALUOp[1]));
    assign ALU ctl[2] = (Exe code[1] & ALUOp[1]) | ALUOp[0];
   always @* begin // 6 种移位指令
       if(Sftmd)
        case(Sftm[2:0])
             3'b000:Sinput = Binput << Shamt;
                                                  // Sll rd,rt,shamt
                                                                   00000
             3'b010:Sinput = Binput>>Shamt;
                                                  // Srl rd,rt,shamt
                                                                   00010
                                                  // Sllv rd,rt,rs 000100
             3'b100:Sinput = Binput << Ainput;
             3'b110:Sinput = Binput>>Ainput;
                                                  // Srlv rd,rt,rs 000110
             3'b011:Sinput = $signed(Binput)>>>Shamt; // Sra rd,rt,shamt
             3'b111:Sinput = $signed(Binput)>>>Ainput; // Srav rd,rt,rs 00111
             default:Sinput = Binput;
        endcase
       else Sinput = Binput;
    end
    always @* begin
        if(((ALU ctl[2:1]==2'b11) && (I format==1))||((ALU ctl==3'b111)
&& (Exe_code[3]==1))) // 所有 SLT 类
             ALU Result = {31'd0,ALU output mux[31]}; // 符号位为 1 说
明(rs)<(rt)
         else if((ALU ctl==3'b101) && (I format==1))
                                                          // lui
             ALU Result[31:0] = {Binput, 16'd0};
        else if(Sftmd==1) ALU Result = Sinput;
                                                          // 移位
        else ALU Result = ALU output mux[31:0];
                                                          // otherwise
    end
    assign Branch_Add = PC_plus_4[31:2] + Sign_extend[31:0];
    assign Add Result = Branch Add[31:0];
                                                         // 算出的下一个
PC 值已经做了除 4 处理, 所以不需左移 16 位
    assign Zero = (ALU output mux[31:0]== 32'h000000000)? 1'b1: 1'b0;
```

```
always @(ALU ctl or Ainput or Binput) begin
         case(ALU_ctl)
              3'b000:ALU output mux = Ainput & Binput;
                                                                  // and,andi
             3'b001:ALU\_output\_mux = Ainput \mid Binput;
                                                                  // or,ori
              // add,addi,lw,sw
              3'b010:ALU output mux = $signed(Ainput) + $signed(Binput);
              3'b011:ALU output mux = Ainput + Binput;
                                                                 // addu,addiu
              3'b100:ALU_output_mux = Ainput ^ Binput;
                                                                 // xor,xori
              3'b101:ALU output mux = \sim (Ainput | Binput);
                                                                 // nor,lui
              // sub,slti,beq,bne
              3'b110:ALU output mux = $signed(Ainput) - $signed(Binput);
              3'b111:ALU output mux = Ainput - Binput; // subu,sltiu,slt,sltu
             default:ALU_output_mux = 32'h00000000;
         endcase
    end
endmodule
```