
控制器的设计仿真时序

SEU-09019204-曹邹颖

1. 设计的控制单元的仿真波形图



2. control32.v

```
'timescale 1ns / 1ps
module
control32(Opcode,Function opcode,Jrn,RegDST,ALUSrc,MemtoReg,RegWrite,M
emWrite,Branch,nBranch,Jmp,Jal,I format,Sftmd,ALUOp);
                                // 来自取指单元 instruction[31..26]
    input[5:0]
               Opcode;
               Function opcode;
                               // r-form instructions[5..0]
    input[5:0]
    output
               Jrn;
                                // jr
                                // 为1时选rd为目标寄存器,为0选rt
               RegDST;
    output
                                // 决定第二个操作数是寄存器还是 imm
               ALUSrc;
    output
                                // 1w
    output
               MemtoReg;
               RegWrite;
                                // 写寄存器
    output
               MemWrite;
                                // sw
    output
               Branch;
                                // beq
    output
    output
               nBranch;
                                // bne
                                // j
    output
               Jmp;
    output
               Jal;
                                // jal
                                // 001xxx 的 I 型指令
    output
               I format;
                                // 移位指令:sll,srl,sra
               Sftmd;
    output
    output[1:0]
                                // lw,sw:00;beq,bne:01;R 型,I-format:10
               ALUOp;
    wire Jmp,I format,Jal,Branch,nBranch;
    wire R format, Lw, Sw;
```

```
//R 型指令:
    assign R format = (Opcode==6'b000000)? 1'b1:1'b0;
                                                         //R 型指令
                                                //说明目标是rd, 否则是rt
    assign RegDST = R format;
    assign Jrn = (Opcode==6'b000000 && Function opcode==6'b001000)?
1'b1:1'b0;
    //I 型指令:I format+Branch+nBranch+Lw+Sw
    assign I format = (Opcode[5:3]==3'b001)? 1'b1:1'b0;
                                                     //001xxx 的 I 型指令
    assign Lw = (Opcode==6'b100011)? 1'b1:1'b0;
                                                      //lw 指令
    assign Sw = (Opcode==6'b101011)? 1'b1:1'b0;
                                                      //sw 指令
    assign Branch = (Opcode==6'b000100)? 1'b1:1'b0;
                                                      //beq 指令
    assign nBranch = (Opcode==6'b000101)? 1'b1:1'b0;
                                                      //bne 指令
    //J 型指令
    assign Jmp = (Opcode==6'b000010)? 1'b1:1'b0;
                                                      //j 指令
                                                      //jal 指令
    assign Jal = (Opcode==6'b000011)? 1'b1:1'b0;
    assign RegWrite = (R format&&!Jrn)||I format||Lw||Jal;
    assign MemtoReg = Lw;
    assign MemWrite = Sw;
    assign Sftmd = (Opcode==6'b000000)&&(Function opcode[5:3]==3'b000);
    assign ALUSrc = I format||Lw||Sw;
    assign ALUOp = {(R format||I format),(Branch||nBranch)};
endmodule
```